| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/IR/ |
| H A D | ConstrainedOps.def | 56 DAG_INSTRUCTION(FRem, 2, 1, experimental_constrained_frem, FREM)
|
| H A D | VPIntrinsics.def | 327 HELPER_REGISTER_BINARY_FP_VP(frem, VP_FREM, FRem, FREM)
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 394 FREM, enumerator
|
| H A D | TargetLowering.h | 2827 case ISD::FREM: in isBinOp()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGBuilder.h | 547 void visitFRem(const User &I) { visitBinary(I, ISD::FREM); } in visitFRem()
|
| H A D | SelectionDAGDumper.cpp | 276 case ISD::FREM: return "frem"; in getOperationName()
|
| H A D | LegalizeFloatTypes.cpp | 122 case ISD::FREM: R = SoftenFloatRes_FREM(N); break; in SoftenFloatResult()
1364 case ISD::FREM: ExpandFloatRes_FREM(N, Lo, Hi); break; in ExpandFloatResult()
2431 case ISD::FREM: in PromoteFloatResult()
2840 case ISD::FREM: in SoftPromoteHalfResult()
|
| H A D | LegalizeVectorOps.cpp | 355 case ISD::FREM: in LegalizeOp()
|
| H A D | FastISel.cpp | 1786 return selectBinaryOp(I, ISD::FREM); in selectOperator()
|
| H A D | LegalizeVectorTypes.cpp | 148 case ISD::FREM: in ScalarizeVectorResult()
1161 case ISD::FREM: case ISD::VP_FREM: in SplitVectorResult()
4174 case ISD::FREM: in WidenVectorResult()
|
| H A D | SelectionDAG.cpp | 5124 case ISD::FREM: in isKnownNeverNaN()
6458 case ISD::FREM: in foldConstantFPMath()
6496 case ISD::FREM: in foldConstantFPMath()
6689 case ISD::FREM: in getNode()
|
| H A D | LegalizeDAG.cpp | 4606 case ISD::FREM: in ConvertNodeToLibcall()
5255 case ISD::FREM: in PromoteNode()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelLowering.cpp | 121 ISD::FREM, ISD::FCOPYSIGN, ISD::FP16_TO_FP, ISD::FP_TO_FP16}; in CSKYTargetLowering()
128 setOperationAction(ISD::FREM, VT, Expand); in CSKYTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUTargetTransformInfo.cpp | 621 case ISD::FREM: in getArithmeticInstrCost()
|
| H A D | AMDGPUISelLowering.cpp | 358 setOperationAction(ISD::FREM, {MVT::f16, MVT::f32, MVT::f64}, Custom); in AMDGPUTargetLowering()
482 ISD::FEXP10, ISD::FLOG2, ISD::FREM, in AMDGPUTargetLowering()
680 case ISD::FREM: in hasSourceMods()
1340 case ISD::FREM: return LowerFREM(Op, DAG); in LowerOperation()
|
| H A D | AMDGPUISelDAGToDAG.cpp | 146 case ISD::FREM: in fp16SrcZerosHighBits()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 1811 setOperationAction(ISD::FREM , MVT::f128, Expand); in SparcTargetLowering()
1816 setOperationAction(ISD::FREM , MVT::f64, Expand); in SparcTargetLowering()
1821 setOperationAction(ISD::FREM , MVT::f32, Expand); in SparcTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 1864 case FRem: return ISD::FREM; in InstructionOpcodeToISD()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 1589 {ISD::FDIV, ISD::FREM, ISD::FSQRT, ISD::FSIN, ISD::FCOS, ISD::FSINCOS, in HexagonTargetLowering()
1634 ISD::FREM, ISD::FNEG, ISD::FABS, ISD::FSQRT, ISD::FSIN, in HexagonTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 185 setOperationAction(ISD::FREM, MVT::f32, Expand); in LoongArchTargetLowering()
218 setOperationAction(ISD::FREM, MVT::f64, Expand); in LoongArchTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 441 setOperationAction(ISD::FREM, MVT::f32, Expand); in MipsTargetLowering()
442 setOperationAction(ISD::FREM, MVT::f64, Expand); in MipsTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 125 {ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, ISD::FREM, ISD::FMA}) in WebAssemblyTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.cpp | 232 setOperationAction(ISD::FREM, VT, Expand); in initSPUActions()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 204 setOperationAction(ISD::FREM, VT, Expand); in addTypeForNEON()
364 setOperationAction(ISD::FREM, VT, Expand); in addMVEVectorTypes()
864 setOperationAction(ISD::FREM, MVT::v2f64, Expand); in ARMTargetLowering()
1051 setOperationAction(ISD::FREM, MVT::f64, Expand); in ARMTargetLowering()
1463 setOperationAction(ISD::FREM, MVT::f64, Expand); in ARMTargetLowering()
1464 setOperationAction(ISD::FREM, MVT::f32, Expand); in ARMTargetLowering()
1539 setOperationAction(ISD::FREM, MVT::f16, Promote); in ARMTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 317 setOperationAction(ISD::FREM, MVT::ppcf128, Expand); in PPCTargetLowering()
392 setOperationAction(ISD::FREM , MVT::f64, Expand); in PPCTargetLowering()
397 setOperationAction(ISD::FREM , MVT::f32, Expand); in PPCTargetLowering()
843 setOperationAction(ISD::FREM, VT, Expand); in PPCTargetLowering()
1184 setOperationAction(ISD::FREM, MVT::f128, Expand); in PPCTargetLowering()
|