Home
last modified time | relevance | path

Searched refs:FPOW (Results 1 – 25 of 30) sorted by relevance

12

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DZOSLibcallNames.def37 HANDLE_LIBCALL(POW_F32, "@@FPOW@B")
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/IR/
H A DConstrainedOps.def90 DAG_FUNCTION(pow, 2, 1, experimental_constrained_pow, FPOW)
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h934 FPOW, enumerator
H A DBasicTTIImpl.h1953 ISD = ISD::FPOW; in getTypeBasedIntrinsicInstrCost()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp282 case ISD::FPOW: return "fpow"; in getOperationName()
H A DLegalizeFloatTypes.cpp113 case ISD::FPOW: R = SoftenFloatRes_FPOW(N); break; in SoftenFloatResult()
1338 case ISD::FPOW: ExpandFloatRes_FPOW(N, Lo, Hi); break; in ExpandFloatResult()
2430 case ISD::FPOW: in PromoteFloatResult()
2839 case ISD::FPOW: in SoftPromoteHalfResult()
H A DLegalizeDAG.cpp4537 SDValue FPOW = in ConvertNodeToLibcall() local
4541 Results.push_back(FPOW); in ConvertNodeToLibcall()
4542 Results.push_back(FPOW.getValue(1)); in ConvertNodeToLibcall()
4547 Results.push_back(DAG.getNode(ISD::FPOW, SDLoc(Node), in ConvertNodeToLibcall()
4567 case ISD::FPOW: in ConvertNodeToLibcall()
5260 case ISD::FPOW: in PromoteNode()
H A DLegalizeVectorOps.cpp397 case ISD::FPOW: in LegalizeOp()
H A DLegalizeVectorTypes.cpp147 case ISD::FPOW: in ScalarizeVectorResult()
1152 case ISD::FPOW: in SplitVectorResult()
4173 case ISD::FPOW: in WidenVectorResult()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp1831 setOperationAction(ISD::FPOW , MVT::f128, Expand); in SparcTargetLowering()
1832 setOperationAction(ISD::FPOW , MVT::f64, Expand); in SparcTargetLowering()
1833 setOperationAction(ISD::FPOW , MVT::f32, Expand); in SparcTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYISelLowering.cpp120 ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, in CSKYTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp1590 ISD::FPOW, ISD::FCOPYSIGN}) { in HexagonTargetLowering()
1635 ISD::FCOS, ISD::FPOW, ISD::FLOG, ISD::FLOG2, in HexagonTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp184 setOperationAction(ISD::FPOW, MVT::f32, Expand); in LoongArchTargetLowering()
217 setOperationAction(ISD::FPOW, MVT::f64, Expand); in LoongArchTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp393 setOperationAction(ISD::FPOW , MVT::f64, Expand); in PPCTargetLowering()
398 setOperationAction(ISD::FPOW , MVT::f32, Expand); in PPCTargetLowering()
405 setOperationAction(ISD::FPOW , MVT::f64, Custom); in PPCTargetLowering()
411 setOperationAction(ISD::FPOW , MVT::f32, Custom); in PPCTargetLowering()
870 setOperationAction(ISD::FPOW, VT, Expand); in PPCTargetLowering()
1182 setOperationAction(ISD::FPOW, MVT::f128, Expand); in PPCTargetLowering()
11603 case ISD::FPOW: return lowerPow(Op, DAG); in LowerOperation()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp433 setOperationAction(ISD::FPOW, MVT::f32, Expand); in MipsTargetLowering()
434 setOperationAction(ISD::FPOW, MVT::f64, Expand); in MipsTargetLowering()
H A DMipsSEISelLowering.cpp142 setOperationAction(ISD::FPOW, MVT::f16, Promote); in MipsSETargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp368 setOperationAction(ISD::FPOW, VT, Expand); in addMVEVectorTypes()
878 setOperationAction(ISD::FPOW, MVT::v2f64, Expand); in ARMTargetLowering()
900 setOperationAction(ISD::FPOW, MVT::v4f32, Expand); in ARMTargetLowering()
917 setOperationAction(ISD::FPOW, MVT::v2f32, Expand); in ARMTargetLowering()
1059 setOperationAction(ISD::FPOW, MVT::f64, Expand); in ARMTargetLowering()
1470 setOperationAction(ISD::FPOW, MVT::f64, Expand); in ARMTargetLowering()
1471 setOperationAction(ISD::FPOW, MVT::f32, Expand); in ARMTargetLowering()
1545 setOperationAction(ISD::FPOW, MVT::f16, Promote); in ARMTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp125 {ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, ISD::FREM, ISD::FMA}) in WebAssemblyTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEISelLowering.cpp252 setOperationAction(ISD::FPOW, VT, Expand); in initSPUActions()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelDAGToDAG.cpp157 case ISD::FPOW: in fp16SrcZerosHighBits()
H A DAMDGPUISelLowering.cpp343 setOperationAction({ISD::FCEIL, ISD::FPOW, ISD::FABS, ISD::FFLOOR, in AMDGPUTargetLowering()
483 ISD::FLOG, ISD::FLOG10, ISD::FPOW, in AMDGPUTargetLowering()
H A DSIISelLowering.cpp211 ISD::FSIN, ISD::FCOS, ISD::FPOW, ISD::FPOWI, in SITargetLowering()
474 setOperationAction({ISD::FPOW, ISD::FPOWI}, MVT::f16, Promote); in SITargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td514 def fpow : SDNode<"ISD::FPOW" , SDTFPBinOp>;
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp500 setOperationAction(ISD::FPOW, MVT::f128, Expand); in AArch64TargetLowering()
673 setOperationAction(ISD::FPOW, MVT::f32, Expand); in AArch64TargetLowering()
674 setOperationAction(ISD::FPOW, MVT::f64, Expand); in AArch64TargetLowering()
682 for (auto Op : {ISD::FREM, ISD::FPOW, ISD::FPOWI, in AArch64TargetLowering()
1493 setOperationAction(ISD::FPOW, VT, Expand); in AArch64TargetLowering()
1685 setOperationAction(ISD::FPOW, VT, Expand); in addTypeForNEON()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp434 ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, in RISCVTargetLowering()
496 setOperationAction({ISD::FREM, ISD::FPOW, ISD::FPOWI, in RISCVTargetLowering()
960 setOperationAction(ISD::FPOW, VT, Expand); in RISCVTargetLowering()

12