| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 913 FP16_TO_FP, enumerator
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 377 case ISD::FP16_TO_FP: return "fp16_to_fp"; in getOperationName()
|
| H A D | LegalizeFloatTypes.cpp | 110 case ISD::FP16_TO_FP: R = SoftenFloatRes_FP16_TO_FP(N); break; in SoftenFloatResult()
2177 return ISD::FP16_TO_FP; in GetPromotionOpcode()
2385 case ISD::FP16_TO_FP: in PromoteFloatResult()
|
| H A D | LegalizeDAG.cpp | 925 DAG.getNode(SVT == MVT::f16 ? ISD::FP16_TO_FP : ISD::BF16_TO_FP, in LegalizeLoadOps()
3618 case ISD::FP16_TO_FP: in ExpandNode()
3624 DAG.getNode(ISD::FP16_TO_FP, dl, MVT::f32, Node->getOperand(0)); in ExpandNode()
4630 case ISD::FP16_TO_FP: in ConvertNodeToLibcall()
|
| H A D | LegalizeIntegerTypes.cpp | 1816 case ISD::FP16_TO_FP: in PromoteIntegerOperand()
3743 Op = DAG.getNode(OFPVT == MVT::f16 ? ISD::FP16_TO_FP : ISD::BF16_TO_FP, dl, in ExpandIntRes_FP_TO_XINT()
|
| H A D | SelectionDAG.cpp | 5608 case ISD::FP16_TO_FP: in getNode()
6126 case ISD::FP16_TO_FP: in FoldConstantArithmetic()
6129 APFloat FPV(Opcode == ISD::FP16_TO_FP ? APFloat::IEEEhalf() in FoldConstantArithmetic()
|
| H A D | DAGCombiner.cpp | 2053 case ISD::FP16_TO_FP: return visitFP16_TO_FP(N); in visit()
17642 if (N0.getOpcode() == ISD::FP16_TO_FP && in visitFP_EXTEND()
17643 TLI.getOperationAction(ISD::FP16_TO_FP, VT) == TargetLowering::Legal) in visitFP_EXTEND()
17644 return DAG.getNode(ISD::FP16_TO_FP, SDLoc(N), VT, N0.getOperand(0)); in visitFP_EXTEND()
26286 if (N0->getOpcode() == ISD::FP16_TO_FP) in visitFP_TO_FP16()
26294 assert((Op == ISD::FP16_TO_FP || Op == ISD::BF16_TO_FP) && in visitFP16_TO_FP()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 406 setOperationAction(ISD::FP16_TO_FP, MVT::f64, Expand); in AMDGPUTargetLowering()
2514 case ISD::FP16_TO_FP: in valueIsKnownNeverF32Denorm()
3598 (SrcVT == MVT::f32 && Src.getOpcode() == ISD::FP16_TO_FP)) { in LowerFP_TO_INT()
4873 case ISD::FP16_TO_FP: { in performFNegCombine()
4885 return DAG.getNode(ISD::FP16_TO_FP, SL, N->getValueType(0), IntFNeg); in performFNegCombine()
4962 case ISD::FP16_TO_FP: { in performFAbsCombine()
4971 return DAG.getNode(ISD::FP16_TO_FP, SL, N->getValueType(0), IntFAbs); in performFAbsCombine()
|
| H A D | SIISelLowering.cpp | 570 setOperationAction(ISD::FP16_TO_FP, MVT::i16, Promote); in SITargetLowering()
571 AddPromotedToType(ISD::FP16_TO_FP, MVT::i16, MVT::i32); in SITargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 1701 setOperationAction(ISD::FP16_TO_FP, MVT::f32, Expand); in SparcTargetLowering()
1703 setOperationAction(ISD::FP16_TO_FP, MVT::f64, Expand); in SparcTargetLowering()
1705 setOperationAction(ISD::FP16_TO_FP, MVT::f128, Expand); in SparcTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelLowering.cpp | 121 ISD::FREM, ISD::FCOPYSIGN, ISD::FP16_TO_FP, ISD::FP_TO_FP16}; in CSKYTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 1787 setOperationAction(ISD::FP16_TO_FP, MVT::f32, Expand); in HexagonTargetLowering()
1788 setOperationAction(ISD::FP16_TO_FP, MVT::f64, Expand); in HexagonTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 445 setOperationAction(ISD::FP16_TO_FP, MVT::f32, Expand); in MipsTargetLowering()
447 setOperationAction(ISD::FP16_TO_FP, MVT::f64, Expand); in MipsTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 136 setOperationAction(ISD::FP16_TO_FP, T, Expand); in WebAssemblyTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.cpp | 220 setOperationAction(ISD::FP16_TO_FP, FPVT, Expand); in initSPUActions()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 542 def f16_to_fp : SDNode<"ISD::FP16_TO_FP" , SDTIntToFPOp>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 536 setOperationAction(ISD::FP16_TO_FP, MVT::f32, Custom); in RISCVTargetLowering()
580 setOperationAction(ISD::FP16_TO_FP, MVT::f64, Expand); in RISCVTargetLowering()
6336 case ISD::FP16_TO_FP: { in LowerOperation()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 211 setOperationAction(ISD::FP16_TO_FP, MVT::f64, Expand); in PPCTargetLowering()
214 setOperationAction(ISD::FP16_TO_FP, MVT::f32, Expand); in PPCTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 1482 setOperationAction(ISD::FP16_TO_FP, MVT::f64, Expand); in ARMTargetLowering()
1488 setOperationAction(ISD::FP16_TO_FP, MVT::f32, Expand); in ARMTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 395 for (auto Op : {ISD::FP16_TO_FP, ISD::STRICT_FP16_TO_FP, ISD::FP_TO_FP16, in X86TargetLowering()
2478 ISD::FP16_TO_FP, in X86TargetLowering()
31907 case ISD::FP16_TO_FP: in LowerOperation()
56329 case ISD::FP16_TO_FP: return combineFP16_TO_FP(N, DAG, Subtarget); in PerformDAGCombine()
|