Home
last modified time | relevance | path

Searched refs:FGETSIGN (Results 1 – 8 of 8) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h497 FGETSIGN, enumerator
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp279 case ISD::FGETSIGN: return "fgetsign"; in getOperationName()
H A DTargetLowering.cpp2658 bool OpVTLegal = isOperationLegalOrCustom(ISD::FGETSIGN, VT); in SimplifyDemandedBits()
2659 bool i32Legal = isOperationLegalOrCustom(ISD::FGETSIGN, MVT::i32); in SimplifyDemandedBits()
2666 SDValue Sign = TLO.DAG.getNode(ISD::FGETSIGN, dl, Ty, Src); in SimplifyDemandedBits()
H A DSelectionDAG.cpp3715 case ISD::FGETSIGN: in computeKnownBits()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp830 setOperationAction({ISD::FGETSIGN, ISD::CONCAT_VECTORS, in initActions()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td506 def fgetsign : SDNode<"ISD::FGETSIGN" , SDTFPToIntOp>;
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp667 setOperationAction(ISD::FGETSIGN, MVT::i64, Custom); in X86TargetLowering()
668 setOperationAction(ISD::FGETSIGN, MVT::i32, Custom); in X86TargetLowering()
31920 case ISD::FGETSIGN: return LowerFGETSIGN(Op, DAG); in LowerOperation()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp1053 setOperationAction(ISD::FGETSIGN, MVT::f64, Expand); in ARMTargetLowering()