| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 949 FEXP10, enumerator
|
| H A D | BasicTTIImpl.h | 1893 ISD = ISD::FEXP10; in getTypeBasedIntrinsicInstrCost()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 227 case ISD::FEXP10: return "fexp10"; in getOperationName()
|
| H A D | LegalizeFloatTypes.cpp | 90 case ISD::FEXP10: R = SoftenFloatRes_FEXP10(N); break; in SoftenFloatResult()
1319 case ISD::FEXP10: ExpandFloatRes_FEXP10(N, Lo, Hi); break; in ExpandFloatResult()
2407 case ISD::FEXP10: in PromoteFloatResult()
2815 case ISD::FEXP10: in SoftPromoteHalfResult()
|
| H A D | LegalizeVectorOps.cpp | 403 case ISD::FEXP10: in LegalizeOp()
|
| H A D | LegalizeVectorTypes.cpp | 91 case ISD::FEXP10: in ScalarizeVectorResult()
1083 case ISD::FEXP10: in SplitVectorResult()
4274 case ISD::FEXP10: in WidenVectorResult()
|
| H A D | LegalizeDAG.cpp | 4465 case ISD::FEXP10: in ConvertNodeToLibcall()
5371 case ISD::FEXP10: in PromoteNode()
|
| H A D | SelectionDAGBuilder.cpp | 6492 case Intrinsic::exp10: Opcode = ISD::FEXP10; break; in visitIntrinsicCall()
8900 if (visitUnaryFloatCall(I, ISD::FEXP10)) in visitCall()
|
| H A D | SelectionDAG.cpp | 5137 case ISD::FEXP10: in isKnownNeverNaN()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 351 {ISD::FLOG, ISD::FLOG10, ISD::FEXP, ISD::FEXP2, ISD::FEXP10}, MVT::f32, in AMDGPUTargetLowering()
367 setOperationAction({ISD::FLOG10, ISD::FLOG, ISD::FEXP, ISD::FEXP10}, MVT::f16, in AMDGPUTargetLowering()
482 ISD::FEXP10, ISD::FLOG2, ISD::FREM, in AMDGPUTargetLowering()
1355 case ISD::FEXP10: in LowerOperation()
1401 case ISD::FEXP10: in ReplaceNodeResults()
2939 const bool IsExp10 = Op.getOpcode() == ISD::FEXP10; in lowerFEXP()
|
| H A D | SIISelLowering.cpp | 213 ISD::FLOG10, ISD::FEXP, ISD::FEXP2, ISD::FEXP10, in SITargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 936 ISD::FEXP2, ISD::FEXP10, ISD::FFLOOR, ISD::FNEARBYINT, in initActions()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 513 def fexp10 : SDNode<"ISD::FEXP10" , SDTFPUnaryOp>;
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 374 setOperationAction(ISD::FEXP10, VT, Expand); in addMVEVectorTypes()
884 setOperationAction(ISD::FEXP10, MVT::v2f64, Expand); in ARMTargetLowering()
906 setOperationAction(ISD::FEXP10, MVT::v4f32, Expand); in ARMTargetLowering()
923 setOperationAction(ISD::FEXP10, MVT::v2f32, Expand); in ARMTargetLowering()
1065 setOperationAction(ISD::FEXP10, MVT::f64, Expand); in ARMTargetLowering()
1548 setOperationAction(ISD::FEXP10, MVT::f16, Promote); in ARMTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 684 ISD::FEXP, ISD::FEXP2, ISD::FEXP10, in AArch64TargetLowering()
1500 setOperationAction(ISD::FEXP10, VT, Expand); in AArch64TargetLowering()
1691 setOperationAction(ISD::FEXP10, VT, Expand); in addTypeForNEON()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 498 ISD::FEXP2, ISD::FEXP10, ISD::FLOG, ISD::FLOG2, in RISCVTargetLowering()
966 setOperationAction(ISD::FEXP10, VT, Expand); in RISCVTargetLowering()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 572 setOperationAction(ISD::FEXP10, VT, Action); in X86TargetLowering()
886 setOperationAction(ISD::FEXP10, MVT::f80, Expand); in X86TargetLowering()
905 setOperationAction(ISD::FEXP10, VT, Expand); in X86TargetLowering()
|