Home
last modified time | relevance | path

Searched refs:FCEIL (Results 1 – 25 of 30) sorted by relevance

12

/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/IR/
H A DConstrainedOps.def72 DAG_FUNCTION(ceil, 1, 0, experimental_constrained_ceil, FCEIL)
H A DVPIntrinsics.def401 VP_PROPERTY_FUNCTIONAL_SDOPC(FCEIL)
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h950 FCEIL, enumerator
H A DBasicTTIImpl.h1929 ISD = ISD::FCEIL; in getTypeBasedIntrinsicInstrCost()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp213 case ISD::FCEIL: return "fceil"; in getOperationName()
H A DLegalizeFloatTypes.cpp80 case ISD::FCEIL: R = SoftenFloatRes_FCEIL(N); break; in SoftenFloatResult()
1309 case ISD::FCEIL: ExpandFloatRes_FCEIL(N, Lo, Hi); break; in ExpandFloatResult()
2403 case ISD::FCEIL: in PromoteFloatResult()
2811 case ISD::FCEIL: in SoftPromoteHalfResult()
H A DLegalizeVectorOps.cpp404 case ISD::FCEIL: in LegalizeOp()
H A DLegalizeVectorTypes.cpp87 case ISD::FCEIL: in ScalarizeVectorResult()
1078 case ISD::FCEIL: in SplitVectorResult()
4270 case ISD::FCEIL: in WidenVectorResult()
H A DLegalizeDAG.cpp4481 case ISD::FCEIL: in ConvertNodeToLibcall()
5355 case ISD::FCEIL: in PromoteNode()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVTargetTransformInfo.cpp748 if (!LT.second.isVector() && TLI->isOperationCustom(ISD::FCEIL, LT.second)) in getIntrinsicInstrCost()
H A DRISCVISelLowering.cpp438 ISD::FCEIL, ISD::FFLOOR, ISD::FTRUNC, ISD::FRINT, ISD::FROUND, in RISCVTargetLowering()
451 ISD::SETCC, ISD::FCEIL, ISD::FFLOOR, in RISCVTargetLowering()
916 ISD::FABS, ISD::FNEG, ISD::FCOPYSIGN, ISD::FCEIL, in RISCVTargetLowering()
951 setOperationAction({ISD::FTRUNC, ISD::FCEIL, ISD::FFLOOR, ISD::FROUND, in RISCVTargetLowering()
1299 setOperationAction({ISD::FTRUNC, ISD::FCEIL, ISD::FFLOOR, ISD::FROUND, in RISCVTargetLowering()
2848 case ISD::FCEIL: in matchRoundingOp()
2928 case ISD::FCEIL: in lowerVectorFTRUNC_FCEIL_FFLOOR_FROUND()
6352 case ISD::FCEIL: in LowerOperation()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp937 ISD::FCEIL, ISD::FRINT, ISD::FTRUNC, ISD::LROUND, in initActions()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp104 setOperationAction({ISD::FCEIL, ISD::FTRUNC, ISD::FROUNDEVEN, ISD::FFLOOR}, in R600TargetLowering()
H A DAMDGPUISelLowering.cpp343 setOperationAction({ISD::FCEIL, ISD::FPOW, ISD::FABS, ISD::FFLOOR, in AMDGPUTargetLowering()
480 ISD::FADD, ISD::FCEIL, ISD::FCOS, in AMDGPUTargetLowering()
1341 case ISD::FCEIL: return LowerFCEIL(Op, DAG); in LowerOperation()
H A DAMDGPUISelDAGToDAG.cpp163 case ISD::FCEIL: in fp16SrcZerosHighBits()
H A DSIISelLowering.cpp214 ISD::FCEIL, ISD::FTRUNC, ISD::FRINT, ISD::FNEARBYINT, in SITargetLowering()
528 setOperationAction({ISD::FTRUNC, ISD::FCEIL, ISD::FROUNDEVEN}, MVT::f64, in SITargetLowering()
531 setOperationAction({ISD::FCEIL, ISD::FTRUNC, ISD::FROUNDEVEN, ISD::FFLOOR}, in SITargetLowering()
12354 case ISD::FCEIL: in isCanonicalized()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp313 setOperationAction(ISD::FCEIL, MVT::ppcf128, Expand); in PPCTargetLowering()
451 setOperationAction(ISD::FCEIL, MVT::f64, Legal); in PPCTargetLowering()
456 setOperationAction(ISD::FCEIL, MVT::f32, Legal); in PPCTargetLowering()
855 setOperationAction(ISD::FCEIL, VT, Expand); in PPCTargetLowering()
919 setOperationAction(ISD::FCEIL, MVT::v4f32, Legal); in PPCTargetLowering()
1017 setOperationAction(ISD::FCEIL, MVT::v2f64, Legal); in PPCTargetLowering()
1227 setOperationAction(ISD::FCEIL, MVT::f128, Legal); in PPCTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp444 case ISD::FCEIL: in NVPTXTargetLowering()
763 for (const auto &Op : {ISD::FCEIL, ISD::FFLOOR, ISD::FNEARBYINT, ISD::FRINT, in NVPTXTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelDAGToDAG.cpp1198 case ISD::FCEIL: in PreprocessISelDAG()
1216 case ISD::FCEIL: Imm = 0xA; break; in PreprocessISelDAG()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp129 for (auto Op : {ISD::FCEIL, ISD::FFLOOR, ISD::FTRUNC, ISD::FNEARBYINT, in WebAssemblyTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp700 ISD::FNEG, ISD::FABS, ISD::FCEIL, in AArch64TargetLowering()
738 setOperationAction(ISD::FCEIL, MVT::v4f16, Expand); in AArch64TargetLowering()
745 setOperationAction(ISD::FCEIL, MVT::v8f16, Expand); in AArch64TargetLowering()
768 {ISD::FFLOOR, ISD::FNEARBYINT, ISD::FCEIL, in AArch64TargetLowering()
1083 ISD::FNEG, ISD::FABS, ISD::FCEIL, in AArch64TargetLowering()
1241 {ISD::FFLOOR, ISD::FNEARBYINT, ISD::FCEIL, ISD::FRINT, ISD::FTRUNC, in AArch64TargetLowering()
1469 setOperationAction(ISD::FCEIL, VT, Custom); in AArch64TargetLowering()
1873 setOperationAction(ISD::FCEIL, VT, Custom); in addTypeForFixedLengthSVE()
6177 case ISD::FCEIL: in LowerOperation()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp508 setOperationAction(ISD::FCEIL, VT, Legal); in SystemZTargetLowering()
568 setOperationAction(ISD::FCEIL, MVT::v2f64, Legal); in SystemZTargetLowering()
609 setOperationAction(ISD::FCEIL, MVT::v4f32, Legal); in SystemZTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td519 def fceil : SDNode<"ISD::FCEIL" , SDTFPUnaryOp>;
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp886 setOperationAction(ISD::FCEIL, MVT::v2f64, Expand); in ARMTargetLowering()
907 setOperationAction(ISD::FCEIL, MVT::v4f32, Expand); in ARMTargetLowering()
924 setOperationAction(ISD::FCEIL, MVT::v2f32, Expand); in ARMTargetLowering()
1066 setOperationAction(ISD::FCEIL, MVT::f64, Expand); in ARMTargetLowering()
1511 setOperationAction(ISD::FCEIL, MVT::f32, Legal); in ARMTargetLowering()
1527 setOperationAction(ISD::FCEIL, MVT::f64, Legal); in ARMTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEISelLowering.cpp136 setOperationAction(ISD::FCEIL, MVT::f16, Promote); in MipsSETargetLowering()

12