Home
last modified time | relevance | path

Searched refs:ExtendOpcode (Results 1 – 5 of 5) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DCombinerHelper.h51 unsigned ExtendOpcode; // G_ANYEXT/G_SEXT/G_ZEXT member
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCombinerHelper.cpp443 if (CurrentUse.ExtendOpcode == OpcodeForCandidate || in ChoosePreferredUse()
444 CurrentUse.ExtendOpcode == TargetOpcode::G_ANYEXT) in ChoosePreferredUse()
457 CurrentUse.ExtendOpcode != TargetOpcode::G_ANYEXT) in ChoosePreferredUse()
459 else if (CurrentUse.ExtendOpcode == TargetOpcode::G_ANYEXT && in ChoosePreferredUse()
468 if (CurrentUse.ExtendOpcode == TargetOpcode::G_SEXT && in ChoosePreferredUse()
471 else if (CurrentUse.ExtendOpcode == TargetOpcode::G_ZEXT && in ChoosePreferredUse()
651 unsigned LoadOpc = getExtLoadOpcForExtend(Preferred.ExtendOpcode); in applyCombineExtendingLoads()
665 if (UseMI->getOpcode() == Preferred.ExtendOpcode || in applyCombineExtendingLoads()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp16957 unsigned ExtendOpcode = Extend.getOpcode(); in performBuildShuffleExtendCombine() local
16958 bool IsSExt = ExtendOpcode == ISD::SIGN_EXTEND || in performBuildShuffleExtendCombine()
16959 ExtendOpcode == ISD::SIGN_EXTEND_INREG || in performBuildShuffleExtendCombine()
16960 ExtendOpcode == ISD::AssertSext; in performBuildShuffleExtendCombine()
16961 if (!IsSExt && ExtendOpcode != ISD::ZERO_EXTEND && in performBuildShuffleExtendCombine()
16962 ExtendOpcode != ISD::AssertZext && ExtendOpcode != ISD::AND) in performBuildShuffleExtendCombine()
16967 ExtendOpcode != ISD::SIGN_EXTEND && ExtendOpcode != ISD::ZERO_EXTEND) in performBuildShuffleExtendCombine()
25958 unsigned ExtendOpcode = Signed ? ISD::SIGN_EXTEND : ISD::ZERO_EXTEND; in LowerFixedLengthVectorIntDivideToSVE() local
25970 &ExtendOpcode](SDValue Op) { in LowerFixedLengthVectorIntDivideToSVE()
25977 {DAG.getNode(ExtendOpcode, dl, PromVT, Lo), in LowerFixedLengthVectorIntDivideToSVE()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp52542 unsigned ExtendOpcode = Extend->getOpcode(); in combineToExtendCMOV() local
52559 if (VT != MVT::i16 && !(ExtendOpcode == ISD::SIGN_EXTEND && VT == MVT::i32)) in combineToExtendCMOV()
52565 if (TargetVT == MVT::i64 && ExtendOpcode != ISD::SIGN_EXTEND) in combineToExtendCMOV()
52568 CMovOp0 = DAG.getNode(ExtendOpcode, DL, ExtendVT, CMovOp0); in combineToExtendCMOV()
52569 CMovOp1 = DAG.getNode(ExtendOpcode, DL, ExtendVT, CMovOp1); in combineToExtendCMOV()
52576 Res = DAG.getNode(ExtendOpcode, DL, TargetVT, Res); in combineToExtendCMOV()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp12129 auto ExtendOpcode = AllAddOne ? ISD::ZERO_EXTEND : ISD::SIGN_EXTEND; in foldVSelectOfConstants() local
12130 SDValue ExtendedCond = DAG.getNode(ExtendOpcode, DL, VT, Cond); in foldVSelectOfConstants()