| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64CallLowering.cpp | 398 unsigned ExtendOp = TargetOpcode::G_ANYEXT; in lowerReturn() local
400 ExtendOp = TargetOpcode::G_SEXT; in lowerReturn()
402 ExtendOp = TargetOpcode::G_ZEXT; in lowerReturn()
418 CurVReg = MIRBuilder.buildInstr(ExtendOp, {NewLLT}, {CurVReg}) in lowerReturn()
439 CurVReg = MIRBuilder.buildInstr(ExtendOp, {NewLLT}, {CurVReg}) in lowerReturn()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCallLowering.cpp | 330 unsigned ExtendOp = TargetOpcode::G_ANYEXT; in lowerReturnVal() local
333 ExtendOp = TargetOpcode::G_SEXT; in lowerReturnVal()
336 ExtendOp = TargetOpcode::G_ZEXT; in lowerReturnVal()
340 extOpcodeToISDExtOpcode(ExtendOp)); in lowerReturnVal()
344 Reg = B.buildInstr(ExtendOp, {ExtTy}, {Reg}).getReg(0); in lowerReturnVal()
|
| H A D | AMDGPURegisterBankInfo.cpp | 2516 unsigned ExtendOp = getExtendOp(MI.getOpcode()); in applyMappingImpl() local
2518 = unpackV2S16ToS32(B, MI.getOperand(1).getReg(), ExtendOp); in applyMappingImpl()
2520 = unpackV2S16ToS32(B, MI.getOperand(2).getReg(), ExtendOp); in applyMappingImpl()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CallLowering.cpp | 528 unsigned ExtendOp = TargetOpcode::G_ANYEXT) { in buildCopyToRegs() argument
537 B.buildInstr(ExtendOp, {DstRegs[0]}, {SrcReg}); in buildCopyToRegs()
587 UnmergeSrc = B.buildInstr(ExtendOp, {CoverTy}, {SrcReg}).getReg(0); in buildCopyToRegs()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.cpp | 2116 unsigned ExtendOp = in EmitCmp() local
2118 Op0 = DAG.getNode(ExtendOp, DL, MVT::i32, Op0); in EmitCmp()
2119 Op1 = DAG.getNode(ExtendOp, DL, MVT::i32, Op1); in EmitCmp()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 905 unsigned ExtendOp = in LegalizeLoadOps() local
907 Value = DAG.getNode(ExtendOp, dl, Node->getValueType(0), Load); in LegalizeLoadOps()
|
| H A D | TargetLowering.cpp | 9342 unsigned ExtendOp = ISD::getExtForLoadExtType(false, ExtType); in scalarizeVectorLoad() local
9343 Scalar = DAG.getNode(ExtendOp, SL, DstEltVT, Scalar); in scalarizeVectorLoad()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 22548 unsigned ExtendOp = in EmitCmp() local
22555 ExtendOp = ISD::SIGN_EXTEND; in EmitCmp()
22558 ExtendOp = ISD::SIGN_EXTEND; in EmitCmp()
22563 Op0 = DAG.getNode(ExtendOp, dl, CmpVT, Op0); in EmitCmp()
22564 Op1 = DAG.getNode(ExtendOp, dl, CmpVT, Op1); in EmitCmp()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | ScalarEvolution.cpp | 1268 template <typename ExtendOp> struct ExtendOpTraits {
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 14140 unsigned ExtendOp = in getVectorBitwiseReduce() local
14143 ExtendOp, DL, VecVT.changeVectorElementType(ExtendedVT), Vec); in getVectorBitwiseReduce()
|