Searched refs:ExtLoad (Results 1 – 4 of 4) sorted by relevance
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 7304 SDValue ExtLoad = in visitAND() local 7308 CombineTo(N0.getNode(), ExtLoad, ExtLoad.getValue(1)); in visitAND() 12869 SDLoc DL(ExtLoad); in ExtendSetCCUses() 13126 SDValue ExtLoad = in tryToFoldExtOfExtload() local 13474 return ExtLoad; in visitSIGN_EXTEND() 13760 return ExtLoad; in visitZERO_EXTEND() 14521 CombineTo(N, ExtLoad); in visitSIGN_EXTEND_INREG() 14522 CombineTo(N0.getNode(), ExtLoad, ExtLoad.getValue(1)); in visitSIGN_EXTEND_INREG() 14538 CombineTo(N, ExtLoad); in visitSIGN_EXTEND_INREG() 14539 CombineTo(N0.getNode(), ExtLoad, ExtLoad.getValue(1)); in visitSIGN_EXTEND_INREG() [all …]
|
| H A D | TargetLowering.cpp | 8857 SDValue ExtLoad = DAG.getExtLoad(ISD::ZEXTLOAD, DL, VT, DAG.getEntryNode(), in CTTZTableLookup() local 8861 return ExtLoad; in CTTZTableLookup() 8868 DAG.getConstant(BitWidth, DL, VT), ExtLoad); in CTTZTableLookup()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 23406 SDValue ExtLoad = DAG.getNode(NewOpc, SDLoc(N), VTs, Ops); in performSignExtendInRegCombine() local 23407 DCI.CombineTo(N, ExtLoad); in performSignExtendInRegCombine() 23408 DCI.CombineTo(Src.getNode(), ExtLoad, ExtLoad.getValue(1)); in performSignExtendInRegCombine() 23573 SDValue ExtLoad = DAG.getExtLoad(ISD::EXTLOAD, SDLoc(N), VT, in performFPExtendCombine() local 23576 DCI.CombineTo(N, ExtLoad); in performFPExtendCombine() 23579 DAG.getNode(ISD::FP_ROUND, SDLoc(N0), N0.getValueType(), ExtLoad, in performFPExtendCombine() 23581 ExtLoad.getValue(1)); in performFPExtendCombine()
|
| H A D | AArch64InstrInfo.td | 7996 SDPatternOperator ExtLoad, Instruction LD1> 7997 : Pat<(ResultTy (scalar_to_vector (i32 (ExtLoad GPR64sp:$Rn)))),
|