Searched refs:EXTR (Results 1 – 16 of 16) sorted by relevance
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64Schedule.td | 30 def WriteExtr : SchedWrite; // EXTR shifts a reg pair 31 def ReadExtrHi : SchedRead; // Read the high reg of the EXTR pair
|
| H A D | AArch64SchedPredicates.td | 342 // Identify EXTR as the alias for ROR (immediate). 343 def IsRORImmIdiomPred : MCSchedPredicate< // EXTR Rd, Rs, Rs, #Imm
|
| H A D | AArch64SchedCyclone.td | 176 // EXTR Shifts a pair of registers and requires two micro-ops. 178 // EXTR Xn, Xm, #imm 184 // EXTR's first register read is delayed by one cycle, effectively 186 // EXTR Xn, Xm, #imm
|
| H A D | AArch64SchedAmpere1.td | 596 def : WriteRes<WriteExtr, [Ampere1UnitB]>; // EXTR shifts a reg pair 984 def : InstRW<[Ampere1Write_1cyc_1B], (instregex "EXTR(W|X)")>;
|
| H A D | AArch64SchedAmpere1B.td | 552 def : WriteRes<WriteExtr, [Ampere1BUnitB]>; // EXTR shifts a reg pair 966 def : InstRW<[Ampere1BWrite_1cyc_1B], (instregex "EXTR(W|X)")>;
|
| H A D | AArch64SchedA55.td | 70 def : WriteRes<WriteExtr, [CortexA55UnitALU]> { let Latency = 3; } // EXTR from a reg pair
|
| H A D | AArch64SchedTSV110.td | 432 def : InstRW<[TSV110Wr_1cyc_1ALUAB], (instregex "^EXTR(W|X)rri$")>;
|
| H A D | AArch64SchedFalkorDetails.td | 1208 def : InstRW<[FalkorWr_2XYZ_2cyc], (instregex "^EXTR(W|X)rri$")>;
|
| H A D | AArch64SchedA510.td | 72 def : WriteRes<WriteExtr, [CortexA510UnitALU]> { let Latency = 2; } // EXTR from a reg pair
|
| H A D | AArch64SchedNeoverseN2.td | 725 // NOTE: We don't model the difference between EXTR where both operands are the
|
| H A D | AArch64InstrFormats.td | 3109 def AArch64Extr : SDNode<"AArch64ISD::EXTR", SDTA64EXTR>;
|
| H A D | AArch64InstrInfo.td | 2550 defm EXTR : ExtractImm<"extr">;
|
| /freebsd-14.2/sys/i386/i386/ |
| H A D | db_disasm.c | 47 #define EXTR 6 macro 467 /*5*/ { "fld", EXTR, 0, 0 }, 469 /*7*/ { "fstp", EXTR, 0, 0 }, 1083 case EXTR: in db_disasm_esc()
|
| /freebsd-14.2/sys/amd64/amd64/ |
| H A D | db_disasm.c | 47 #define EXTR 6 macro 561 /*5*/ { "fld", EXTR, 0, 0 }, 563 /*7*/ { "fstp", EXTR, 0, 0 }, 1167 case EXTR: in db_disasm_esc()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsDSPInstrFormats.td | 280 // EXTR.W sub-class format (type 1).
|
| /freebsd-14.2/contrib/file/magic/Magdir/ |
| H A D | macintosh | 318 >0 string EXTR self-extracting archive
|