Searched refs:DivOpc (Results 1 – 6 of 6) sorted by relevance
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsFastISel.cpp | 1918 unsigned DivOpc; in selectDivRem() local
1924 DivOpc = Mips::SDIV; in selectDivRem()
1928 DivOpc = Mips::UDIV; in selectDivRem()
1937 emitInst(DivOpc).addReg(Src0Reg).addReg(Src1Reg); in selectDivRem()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorOps.cpp | 1544 unsigned DivOpc = Node->getOpcode() == ISD::VP_SREM ? ISD::VP_SDIV : ISD::VP_UDIV; in ExpandVP_REM() local
1546 if (!TLI.isOperationLegalOrCustom(DivOpc, VT) || in ExpandVP_REM()
1559 SDValue Div = DAG.getNode(DivOpc, DL, VT, Dividend, Divisor, Mask, EVL); in ExpandVP_REM()
|
| H A D | TargetLowering.cpp | 10684 unsigned DivOpc = isSigned ? ISD::SDIV : ISD::UDIV; in expandREM() local
10693 if (isOperationLegalOrCustom(DivOpc, VT)) { in expandREM()
10695 SDValue Divide = DAG.getNode(DivOpc, dl, VT, Dividend, Divisor); in expandREM()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 4608 unsigned DivOpc; in selectRem() local
4614 DivOpc = Is64bit ? AArch64::SDIVXr : AArch64::SDIVWr; in selectRem()
4617 DivOpc = Is64bit ? AArch64::UDIVXr : AArch64::UDIVWr; in selectRem()
4631 Register QuotReg = fastEmitInst_rr(DivOpc, RC, Src0Reg, Src1Reg); in selectRem()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | BasicTTIImpl.h | 929 unsigned DivOpc = IsSigned ? Instruction::SDiv : Instruction::UDiv; variable
931 DivOpc, Ty, CostKind, Opd1Info, Opd2Info);
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.cpp | 5332 unsigned DivOpc = IsSigned ? ISD::SDIV : ISD::UDIV; in PerformREMCombine() local
5338 if (U->getOpcode() == DivOpc && U->getOperand(0) == Num && in PerformREMCombine()
5343 DAG.getNode(DivOpc, DL, VT, Num, Den), in PerformREMCombine()
|