Searched refs:CopyOpc (Results 1 – 5 of 5) sorted by relevance
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ThumbRegisterInfo.cpp | 262 int CopyOpc = 0; in emitThumbRegPlusImmediate() local
290 CopyOpc = ARM::tMOVr; in emitThumbRegPlusImmediate()
300 CopyOpc = ARM::tADDrSPi; in emitThumbRegPlusImmediate()
308 CopyOpc = isSub ? ARM::tSUBi3 : ARM::tADDi3; in emitThumbRegPlusImmediate()
313 CopyOpc = ARM::tMOVr; in emitThumbRegPlusImmediate()
325 CopyOpc = ARM::tMOVr; in emitThumbRegPlusImmediate()
338 if (CopyOpc && Bytes < CopyScale) { in emitThumbRegPlusImmediate()
339 CopyOpc = ARM::tMOVr; in emitThumbRegPlusImmediate()
345 unsigned RequiredCopyInstrs = CopyOpc ? 1 : 0; in emitThumbRegPlusImmediate()
373 if (CopyOpc) { in emitThumbRegPlusImmediate()
[all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyCFGStackify.cpp | 835 unsigned CopyOpc = in unstackifyVRegsUsedInSplitBB() local
837 BuildMI(MBB, &MI, MI.getDebugLoc(), TII.get(CopyOpc), TeeReg) in unstackifyVRegsUsedInSplitBB()
839 BuildMI(MBB, &MI, MI.getDebugLoc(), TII.get(CopyOpc), Reg).addReg(DefReg); in unstackifyVRegsUsedInSplitBB()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonFrameLowering.cpp | 2467 unsigned CopyOpc = TargetOpcode::COPY; in optimizeSpillSlots() local
2469 CopyOpc = (MemSize == 1) ? Hexagon::A2_sxtb : Hexagon::A2_sxth; in optimizeSpillSlots()
2471 CopyOpc = (MemSize == 1) ? Hexagon::A2_zxtb : Hexagon::A2_zxth; in optimizeSpillSlots()
2472 CopyOut = BuildMI(B, It, DL, HII.get(CopyOpc), DstR) in optimizeSpillSlots()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIFoldOperands.cpp | 1926 unsigned CopyOpc = AMDGPU::COPY; in tryFoldPhiAGPR() local
1949 CopyOpc = AMDGPU::V_ACCVGPR_WRITE_B32_e64; in tryFoldPhiAGPR()
1961 TII->get(CopyOpc), NewReg) in tryFoldPhiAGPR()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 4006 static bool getLaneCopyOpcode(unsigned &CopyOpc, unsigned &ExtractSubReg, in getLaneCopyOpcode() argument
4012 CopyOpc = AArch64::DUPi8; in getLaneCopyOpcode()
4016 CopyOpc = AArch64::DUPi16; in getLaneCopyOpcode()
4020 CopyOpc = AArch64::DUPi32; in getLaneCopyOpcode()
4024 CopyOpc = AArch64::DUPi64; in getLaneCopyOpcode()
4039 unsigned CopyOpc = 0; in emitExtractVectorElt() local
4041 if (!getLaneCopyOpcode(CopyOpc, ExtractSubReg, ScalarTy.getSizeInBits())) { in emitExtractVectorElt()
4087 MIRBuilder.buildInstr(CopyOpc, {*DstReg}, {InsertReg}).addImm(LaneIdx); in emitExtractVectorElt()
4194 unsigned CopyOpc = 0; in selectUnmergeValues() local
4196 if (!getLaneCopyOpcode(CopyOpc, ExtractSubReg, NarrowTy.getSizeInBits())) in selectUnmergeValues()
[all …]
|