| /freebsd-14.2/contrib/llvm-project/clang/lib/Analysis/FlowSensitive/Models/ |
| H A D | UncheckedOptionalAccessModel.cpp | 582 auto *CmpValue = &forceBoolValue(Env, *CmpExpr); in transferOptionalAndOptionalCmp() local
588 CmpValue = &A.makeNot(*CmpValue); in transferOptionalAndOptionalCmp()
589 Env.assume(evaluateEquality(A, *CmpValue, LHasVal->formula(), in transferOptionalAndOptionalCmp()
598 auto *CmpValue = &forceBoolValue(Env, *CmpExpr); in transferOptionalAndValueCmp() local
602 CmpValue = &A.makeNot(*CmpValue); in transferOptionalAndValueCmp()
604 evaluateEquality(A, *CmpValue, HasVal->formula(), A.makeLiteral(true))); in transferOptionalAndValueCmp()
611 auto *CmpValue = &forceBoolValue(Env, *CmpExpr); in transferOptionalAndNulloptCmp() local
615 CmpValue = &A.makeNot(*CmpValue); in transferOptionalAndNulloptCmp()
616 Env.assume(evaluateEquality(A, *CmpValue, HasVal->formula(), in transferOptionalAndNulloptCmp()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.h | 100 int64_t &CmpValue) const override;
106 Register SrcReg2, int64_t CmpMask, int64_t CmpValue,
|
| H A D | LanaiInstrInfo.cpp | 179 int64_t &CmpValue) const { in analyzeCompare()
188 CmpValue = MI.getOperand(1).getImm(); in analyzeCompare()
194 CmpValue = 0; in analyzeCompare()
285 int64_t /*CmpMask*/, int64_t CmpValue, in optimizeCompareInstr() argument
308 else if (MI->getParent() != CmpInstr.getParent() || CmpValue != 0) { in optimizeCompareInstr()
331 if (isRedundantFlagInstr(&CmpInstr, SrcReg, SrcReg2, CmpValue, &*I)) { in optimizeCompareInstr()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.h | 274 int64_t &CmpValue) const override;
278 Register SrcReg2, int64_t CmpMask, int64_t CmpValue,
422 int CmpValue, const MachineRegisterInfo &MRI) const;
|
| H A D | AArch64InstrInfo.cpp | 1188 CmpValue = 0; in analyzeCompare()
1206 CmpValue = 0; in analyzeCompare()
1215 CmpValue = MI.getOperand(2).getImm(); in analyzeCompare()
1224 CmpValue = AArch64_AM::decodeLogicalImmediate( in analyzeCompare()
1517 int64_t CmpValue, const MachineRegisterInfo *MRI) const { in optimizeCompareInstr() argument
1555 return (CmpValue == 0 || CmpValue == 1) && in optimizeCompareInstr()
1828 assert((CmpValue == 0 || CmpValue == 1) && in canCmpInstrBeRemoved()
1855 if (CmpValue && !IsSubsRegImm) in canCmpInstrBeRemoved()
1876 if (MIUsedNZCV.N && !CmpValue) in canCmpInstrBeRemoved()
1887 (!CmpValue && MICC == AArch64CC::NE); in canCmpInstrBeRemoved()
[all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.h | 557 int64_t &CmpValue) const override;
563 Register SrcReg2, int64_t CmpMask, int64_t CmpValue,
|
| H A D | X86InstrInfo.cpp | 4674 CmpValue = MI.getOperand(1).getImm(); in analyzeCompare()
4676 CmpMask = CmpValue = 0; in analyzeCompare()
4687 CmpValue = 0; in analyzeCompare()
4696 CmpValue = 0; in analyzeCompare()
4706 CmpValue = MI.getOperand(2).getImm(); in analyzeCompare()
4708 CmpMask = CmpValue = 0; in analyzeCompare()
4718 CmpValue = 0; in analyzeCompare()
4730 CmpValue = 0; in analyzeCompare()
5176 bool IsCmpZero = (CmpMask != 0 && CmpValue == 0); in optimizeCompareInstr()
5383 if (ImmDelta != 1 || CmpValue == 0) in optimizeCompareInstr()
[all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.h | 293 int64_t &CmpValue) const override;
300 Register SrcReg2, int64_t CmpMask, int64_t CmpValue,
|
| H A D | ARMBaseInstrInfo.cpp | 2789 int64_t &CmpValue) const { in analyzeCompare()
2798 CmpValue = MI.getOperand(1).getImm(); in analyzeCompare()
2806 CmpValue = 0; in analyzeCompare()
2813 CmpValue = 0; in analyzeCompare()
3015 int64_t CmpValue, const MachineRegisterInfo *MRI) const { in optimizeCompareInstr() argument
3056 else if (MI->getParent() != CmpInstr.getParent() || CmpValue != 0) { in optimizeCompareInstr()
3113 if (isRedundantFlagInstr(&CmpInstr, SrcReg, SrcReg2, CmpValue, &Instr, in optimizeCompareInstr()
3302 int64_t CmpMask, CmpValue; in shouldSink() local
3305 analyzeCompare(*Next, SrcReg, SrcReg2, CmpMask, CmpValue) && in shouldSink()
3306 isRedundantFlagInstr(&*Next, SrcReg, SrcReg2, CmpValue, &MI, IsThumb1)) in shouldSink()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | PeepholeOptimizer.cpp | 672 int64_t CmpMask, CmpValue; in optimizeCmpInstr() local
673 if (!TII->analyzeCompare(MI, SrcReg, SrcReg2, CmpMask, CmpValue) || in optimizeCmpInstr()
679 if (TII->optimizeCompareInstr(MI, SrcReg, SrcReg2, CmpMask, CmpValue, MRI)) { in optimizeCmpInstr()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.h | 382 int64_t &CmpValue) const override;
385 Register SrcReg2, int64_t CmpMask, int64_t CmpValue,
|
| H A D | SIInstrInfo.cpp | 9585 int64_t &CmpValue) const { in analyzeCompare()
9611 CmpValue = 0; in analyzeCompare()
9614 CmpValue = MI.getOperand(1).getImm(); in analyzeCompare()
9634 CmpValue = MI.getOperand(1).getImm(); in analyzeCompare()
9644 int64_t CmpValue, in optimizeCompareInstr() argument
9649 if (SrcReg2 && !getFoldableImm(SrcReg2, *MRI, CmpValue)) in optimizeCompareInstr()
9652 const auto optimizeCmpAnd = [&CmpInstr, SrcReg, CmpValue, MRI, in optimizeCompareInstr()
9711 if (CmpValue != ExpectedValue) { in optimizeCompareInstr()
9714 IsReversedCC = CmpValue == (ExpectedValue ^ Mask); in optimizeCompareInstr()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonHardwareLoops.cpp | 1454 int64_t CmpMask = 0, CmpValue = 0; in loopCountMayWrapOrUnderFlow() local
1456 if (!TII->analyzeCompare(*MI, CmpReg1, CmpReg2, CmpMask, CmpValue)) in loopCountMayWrapOrUnderFlow()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.cpp | 2752 int64_t CmpMask, CmpValue; in optimizeCmpPostRA() local
2753 if (!analyzeCompare(CmpMI, SrcReg, SrcReg2, CmpMask, CmpValue)) in optimizeCmpPostRA()
2757 if (CmpValue || !CmpMask || SrcReg2) in optimizeCmpPostRA()
|