| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.cpp | 284 MachineInstr &CmpInstr, Register SrcReg, Register SrcReg2, in optimizeCompareInstr() argument 293 MachineBasicBlock::iterator I = CmpInstr, E = MI, in optimizeCompareInstr() 294 B = CmpInstr.getParent()->begin(); in optimizeCompareInstr() 308 else if (MI->getParent() != CmpInstr.getParent() || CmpValue != 0) { in optimizeCompareInstr() 312 if (CmpInstr.getOpcode() == Lanai::SFSUB_F_RI_LO) in optimizeCompareInstr() 331 if (isRedundantFlagInstr(&CmpInstr, SrcReg, SrcReg2, CmpValue, &*I)) { in optimizeCompareInstr() 354 I = CmpInstr; in optimizeCompareInstr() 355 E = CmpInstr.getParent()->end(); in optimizeCompareInstr() 421 MachineBasicBlock *MBB = CmpInstr.getParent(); in optimizeCompareInstr() 430 CmpInstr.eraseFromParent(); in optimizeCompareInstr()
|
| H A D | LanaiInstrInfo.h | 105 bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg,
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.h | 277 bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg, 419 bool substituteCmpToZero(MachineInstr &CmpInstr, unsigned SrcReg, 421 bool removeCmpToZeroOrOne(MachineInstr &CmpInstr, unsigned SrcReg, 458 examineCFlagsUse(MachineInstr &MI, MachineInstr &CmpInstr,
|
| H A D | AArch64InstrInfo.cpp | 1518 assert(CmpInstr.getParent()); in optimizeCompareInstr() 1524 if (CmpInstr.definesRegister(AArch64::WZR) || in optimizeCompareInstr() 1525 CmpInstr.definesRegister(AArch64::XZR)) { in optimizeCompareInstr() 1526 CmpInstr.eraseFromParent(); in optimizeCompareInstr() 1529 unsigned Opc = CmpInstr.getOpcode(); in optimizeCompareInstr() 1534 CmpInstr.setDesc(MCID); in optimizeCompareInstr() 1535 CmpInstr.removeOperand(DeadNZCVIdx); in optimizeCompareInstr() 1766 assert((CmpInstr.getOperand(2).isImm() && in canInstrSubstituteCmpInstr() 1794 MachineInstr &CmpInstr, unsigned SrcReg, in substituteCmpToZero() argument 1812 CmpInstr.eraseFromParent(); in substituteCmpToZero() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.cpp | 3041 MachineBasicBlock::iterator I = CmpInstr, E = MI, in optimizeCompareInstr() 3061 if (CmpInstr.getOpcode() == ARM::CMPri || in optimizeCompareInstr() 3062 CmpInstr.getOpcode() == ARM::t2CMPri || in optimizeCompareInstr() 3063 CmpInstr.getOpcode() == ARM::tCMPi8) in optimizeCompareInstr() 3098 E = CmpInstr; in optimizeCompareInstr() 3099 CmpInstr.getParent()->insert(E, MI); in optimizeCompareInstr() 3102 I = CmpInstr; in optimizeCompareInstr() 3162 I = CmpInstr; in optimizeCompareInstr() 3163 E = CmpInstr.getParent()->end(); in optimizeCompareInstr() 3266 MachineBasicBlock *MBB = CmpInstr.getParent(); in optimizeCompareInstr() [all …]
|
| H A D | ARMBaseInstrInfo.h | 299 bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg,
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.cpp | 1025 CmpInstr.getOpcode() == X86::TEST64rr) && in findRedundantFlagInstr() 1027 CmpInstr.getOpcode() == X86::TEST16rr)) in findRedundantFlagInstr() 1033 assert((CmpInstr.getOperand(0).getReg() == CmpInstr.getOperand(1).getReg()) && in findRedundantFlagInstr() 1047 if (CmpInstr.getOpcode() == X86::TEST16rr) { in findRedundantFlagInstr() 1062 if (CmpInstr.getOpcode() == X86::TEST64rr) { in findRedundantFlagInstr() 5103 switch (CmpInstr.getOpcode()) { in optimizeCompareInstr() 5122 switch (CmpInstr.getOpcode()) { in optimizeCompareInstr() 5162 CmpInstr.setDesc(get(NewOpcode)); in optimizeCompareInstr() 5163 CmpInstr.removeOperand(0); in optimizeCompareInstr() 5165 CmpInstr.dropDebugNumber(); in optimizeCompareInstr() [all …]
|
| H A D | X86InstrInfo.h | 562 bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg,
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.cpp | 2361 bool PPCInstrInfo::optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg, in optimizeCompareInstr() argument 2368 int OpC = CmpInstr.getOpcode(); in optimizeCompareInstr() 2369 Register CRReg = CmpInstr.getOperand(0).getReg(); in optimizeCompareInstr() 2444 MachineBasicBlock::iterator I = CmpInstr; in optimizeCompareInstr() 2447 for (MachineBasicBlock::iterator EL = CmpInstr.getParent()->end(); I != EL; in optimizeCompareInstr() 2476 else if (MI->getParent() != CmpInstr.getParent()) in optimizeCompareInstr() 2522 CmpInstr.getOperand(2).setImm(0); in optimizeCompareInstr() 2529 MachineBasicBlock::iterator E = MI, B = CmpInstr.getParent()->begin(); in optimizeCompareInstr() 2535 if (&*I != &CmpInstr && (Instr.modifiesRegister(PPC::CR0, TRI) || in optimizeCompareInstr() 2649 CmpInstr.eraseFromParent(); in optimizeCompareInstr()
|
| H A D | PPCInstrInfo.h | 536 bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg,
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetInstrInfo.h | 1685 virtual bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg, in optimizeCompareInstr() argument
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.h | 384 bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg,
|
| H A D | SIInstrInfo.cpp | 9642 bool SIInstrInfo::optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg, in optimizeCompareInstr() argument 9652 const auto optimizeCmpAnd = [&CmpInstr, SrcReg, CmpValue, MRI, in optimizeCompareInstr() 9679 if (!Def || Def->getParent() != CmpInstr.getParent()) in optimizeCompareInstr() 9723 for (auto I = std::next(Def->getIterator()), E = CmpInstr.getIterator(); in optimizeCompareInstr() 9732 CmpInstr.eraseFromParent(); in optimizeCompareInstr() 9755 switch (CmpInstr.getOpcode()) { in optimizeCompareInstr()
|