Home
last modified time | relevance | path

Searched refs:CTPOP (Results 1 – 25 of 42) sorted by relevance

12

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86TargetTransformInfo.cpp3394 { ISD::CTPOP, MVT::v32i16, { 1, 1, 1, 1 } }, in getIntrinsicInstrCost()
3395 { ISD::CTPOP, MVT::v64i8, { 1, 1, 1, 1 } }, in getIntrinsicInstrCost()
3396 { ISD::CTPOP, MVT::v16i16, { 1, 1, 1, 1 } }, in getIntrinsicInstrCost()
3397 { ISD::CTPOP, MVT::v32i8, { 1, 1, 1, 1 } }, in getIntrinsicInstrCost()
3398 { ISD::CTPOP, MVT::v8i16, { 1, 1, 1, 1 } }, in getIntrinsicInstrCost()
3399 { ISD::CTPOP, MVT::v16i8, { 1, 1, 1, 1 } }, in getIntrinsicInstrCost()
3402 { ISD::CTPOP, MVT::v8i64, { 1, 1, 1, 1 } }, in getIntrinsicInstrCost()
3403 { ISD::CTPOP, MVT::v16i32, { 1, 1, 1, 1 } }, in getIntrinsicInstrCost()
3404 { ISD::CTPOP, MVT::v4i64, { 1, 1, 1, 1 } }, in getIntrinsicInstrCost()
3405 { ISD::CTPOP, MVT::v8i32, { 1, 1, 1, 1 } }, in getIntrinsicInstrCost()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h717 CTPOP, enumerator
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64TargetTransformInfo.cpp604 {ISD::CTPOP, MVT::v2i64, 4}, in getIntrinsicInstrCost()
605 {ISD::CTPOP, MVT::v4i32, 3}, in getIntrinsicInstrCost()
606 {ISD::CTPOP, MVT::v8i16, 2}, in getIntrinsicInstrCost()
607 {ISD::CTPOP, MVT::v16i8, 1}, in getIntrinsicInstrCost()
608 {ISD::CTPOP, MVT::i64, 4}, in getIntrinsicInstrCost()
609 {ISD::CTPOP, MVT::v2i32, 3}, in getIntrinsicInstrCost()
610 {ISD::CTPOP, MVT::v4i16, 2}, in getIntrinsicInstrCost()
611 {ISD::CTPOP, MVT::v8i8, 1}, in getIntrinsicInstrCost()
612 {ISD::CTPOP, MVT::i32, 5}, in getIntrinsicInstrCost()
616 if (const auto *Entry = CostTableLookup(CtpopCostTbl, ISD::CTPOP, MTy)) { in getIntrinsicInstrCost()
H A DAArch64ISelLowering.cpp599 setOperationAction(ISD::CTPOP, MVT::i32, Legal); in AArch64TargetLowering()
600 setOperationAction(ISD::CTPOP, MVT::i64, Legal); in AArch64TargetLowering()
601 setOperationAction(ISD::CTPOP, MVT::i128, Expand); in AArch64TargetLowering()
622 setOperationAction(ISD::CTPOP, MVT::i32, Custom); in AArch64TargetLowering()
623 setOperationAction(ISD::CTPOP, MVT::i64, Custom); in AArch64TargetLowering()
1299 setOperationAction(ISD::CTPOP, VT, Custom); in AArch64TargetLowering()
1720 setOperationAction(ISD::CTPOP, VT, Custom); in addTypeForNEON()
1867 setOperationAction(ISD::CTPOP, VT, Custom); in addTypeForFixedLengthSVE()
6242 case ISD::CTPOP: in LowerOperation()
9180 Val = DAG.getNode(ISD::CTPOP, DL, VT8Bit, Val); in LowerCTPOP_PARITY()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp1564 setOperationAction(ISD::CTPOP, MVT::i8, Promote); in HexagonTargetLowering()
1565 setOperationAction(ISD::CTPOP, MVT::i16, Promote); in HexagonTargetLowering()
1566 setOperationAction(ISD::CTPOP, MVT::i32, Promote); in HexagonTargetLowering()
1567 setOperationAction(ISD::CTPOP, MVT::i64, Legal); in HexagonTargetLowering()
1631 ISD::CTPOP, ISD::CTLZ, ISD::CTTZ, ISD::BSWAP, ISD::BITREVERSE, in HexagonTargetLowering()
H A DHexagonISelLoweringHVX.cpp203 setOperationAction(ISD::CTPOP, T, Legal); in initializeHVXLowering()
295 setOperationAction(ISD::CTPOP, T, Custom); in initializeHVXLowering()
3162 case ISD::CTPOP: in LowerHvxOperation()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp2307 case ISD::CTPOP: { in SimplifyDemandedBits()
4222 SDValue CTPOP = N0; in simplifySetCCWithCTPOP() local
4225 CTPOP = N0.getOperand(0); in simplifySetCCWithCTPOP()
4227 if (CTPOP.getOpcode() != ISD::CTPOP || !CTPOP.hasOneUse()) in simplifySetCCWithCTPOP()
4230 EVT CTVT = CTPOP.getValueType(); in simplifySetCCWithCTPOP()
4231 SDValue CTOp = CTPOP.getOperand(0); in simplifySetCCWithCTPOP()
8776 (!isOperationLegalOrCustom(ISD::CTPOP, VT) && in expandCTLZ()
8797 return DAG.getNode(ISD::CTPOP, dl, VT, Op); in expandCTLZ()
8896 (!isOperationLegalOrCustom(ISD::CTPOP, VT) && in expandCTTZ()
8905 if (!VT.isVector() && isOperationExpand(ISD::CTPOP, VT) && in expandCTTZ()
[all …]
H A DSelectionDAGDumper.cpp453 case ISD::CTPOP: return "ctpop"; in getOperationName()
H A DLegalizeIntegerTypes.cpp74 case ISD::CTPOP: Res = PromoteIntRes_CTPOP_PARITY(N); break; in PromoteIntegerResult()
642 if (N->getOpcode() == ISD::CTPOP && !OVT.isVector() && TLI.isTypeLegal(NVT) && in PromoteIntRes_CTPOP_PARITY()
643 !TLI.isOperationLegalOrCustomOrPromote(ISD::CTPOP, NVT)) { in PromoteIntRes_CTPOP_PARITY()
671 !TLI.isOperationLegal(ISD::CTPOP, NVT) && in PromoteIntRes_CTTZ()
2631 case ISD::CTPOP: ExpandIntRes_CTPOP(N, Lo, Hi); break; in ExpandIntegerResult()
3673 Lo = DAG.getNode(ISD::ADD, dl, NVT, DAG.getNode(ISD::CTPOP, dl, NVT, Lo), in ExpandIntRes_CTPOP()
3674 DAG.getNode(ISD::CTPOP, dl, NVT, Hi)); in ExpandIntRes_CTPOP()
H A DLegalizeVectorOps.cpp373 case ISD::CTPOP: in LegalizeOp()
978 case ISD::CTPOP: in Expand()
H A DLegalizeDAG.cpp2979 if (TLI.isOperationLegalOrPromote(ISD::CTPOP, VT)) { in ExpandPARITY()
2980 Result = DAG.getNode(ISD::CTPOP, dl, VT, Op); in ExpandPARITY()
3009 case ISD::CTPOP: in ExpandNode()
4960 case ISD::CTPOP: in PromoteNode()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp108 setOperationAction(ISD::CTPOP, MVT::i8, Expand); in MSP430TargetLowering()
109 setOperationAction(ISD::CTPOP, MVT::i16, Expand); in MSP430TargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64LegalizerInfo.cpp1799 auto CTPOP = MIRBuilder.buildCTPOP(VTy, Val); in legalizeCTPOP() local
1802 Register HSum = CTPOP.getReg(0); in legalizeCTPOP()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp240 setOperationAction(ISD::CTPOP, MVT::v16i8, Legal); in WebAssemblyTargetLowering()
245 for (auto Op : {ISD::CTLZ, ISD::CTTZ, ISD::CTPOP}) in WebAssemblyTargetLowering()
1489 case ISD::CTPOP: in LowerOperation()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.cpp115 setOperationAction(ISD::CTPOP, VT, Expand); in BPFTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp208 setOperationAction(ISD::CTPOP, VT, Custom); in SystemZTargetLowering()
210 setOperationAction(ISD::CTPOP, VT, Expand); in SystemZTargetLowering()
268 setOperationAction(ISD::CTPOP, MVT::i128, Custom); in SystemZTargetLowering()
328 setOperationAction(ISD::CTPOP, MVT::i32, Promote); in SystemZTargetLowering()
329 setOperationAction(ISD::CTPOP, MVT::i64, Legal); in SystemZTargetLowering()
427 setOperationAction(ISD::CTPOP, VT, Legal); in SystemZTargetLowering()
429 setOperationAction(ISD::CTPOP, VT, Custom); in SystemZTargetLowering()
4423 Op = DAG.getNode(ISD::CTPOP, DL, MVT::v2i64, Op); in lowerCTPOP()
6147 case ISD::CTPOP: in LowerOperation()
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/IR/
H A DVPIntrinsics.def262 VP_PROPERTY_FUNCTIONAL_SDOPC(CTPOP)
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp167 setOperationAction(ISD::CTPOP, MVT::i32, Expand); in R600TargetLowering()
170 setOperationAction(ISD::CTPOP, MVT::i64, Expand); in R600TargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelLowering.cpp82 setOperationAction(ISD::CTPOP, GRLenVT, Expand); in LoongArchTargetLowering()
262 setOperationAction({ISD::CTPOP, ISD::CTLZ}, VT, Legal); in LoongArchTargetLowering()
308 setOperationAction({ISD::CTPOP, ISD::CTLZ}, VT, Legal); in LoongArchTargetLowering()
2912 return DAG.getNode(ISD::CTPOP, DL, N->getValueType(0), N->getOperand(1)); in performINTRINSIC_WO_CHAINCombine()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp408 setOperationAction(ISD::CTPOP, MVT::i32, Legal); in MipsTargetLowering()
409 setOperationAction(ISD::CTPOP, MVT::i64, Legal); in MipsTargetLowering()
411 setOperationAction(ISD::CTPOP, MVT::i32, Expand); in MipsTargetLowering()
412 setOperationAction(ISD::CTPOP, MVT::i64, Expand); in MipsTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.cpp126 setOperationAction(ISD::CTPOP, MVT::i32, Legal); in LanaiTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYISelLowering.cpp62 setOperationAction(ISD::CTPOP, MVT::i32, Expand); in CSKYTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp520 ISD::BITREVERSE, ISD::CTLZ, ISD::CTPOP, ISD::CTTZ, in NVPTXTargetLowering()
676 setOperationAction(ISD::CTPOP, Ty, Legal); in NVPTXTargetLowering()
685 setI16x2OperationAction(ISD::CTPOP, MVT::v2i16, Legal, Expand); in NVPTXTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp289 setOperationAction(ISD::CTPOP, VT, Expand); in addMVEVectorTypes()
960 setOperationAction(ISD::CTPOP, MVT::v2i32, Custom); in ARMTargetLowering()
961 setOperationAction(ISD::CTPOP, MVT::v4i32, Custom); in ARMTargetLowering()
962 setOperationAction(ISD::CTPOP, MVT::v4i16, Custom); in ARMTargetLowering()
963 setOperationAction(ISD::CTPOP, MVT::v8i16, Custom); in ARMTargetLowering()
964 setOperationAction(ISD::CTPOP, MVT::v1i64, Custom); in ARMTargetLowering()
965 setOperationAction(ISD::CTPOP, MVT::v2i64, Custom); in ARMTargetLowering()
1200 setOperationAction(ISD::CTPOP, MVT::i32, Expand); in ARMTargetLowering()
6519 return DAG.getNode(ISD::CTPOP, dl, VT, Bits); in LowerCTTZ()
6547 return DAG.getNode(ISD::CTPOP, dl, VT, Bits); in LowerCTTZ()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp1753 setOperationAction(ISD::CTPOP, MVT::i64, in SparcTargetLowering()
1891 setOperationAction(ISD::CTPOP, MVT::i32, in SparcTargetLowering()

12