Home
last modified time | relevance | path

Searched refs:CCR (Results 1 – 25 of 45) sorted by relevance

12

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kInstrControl.td95 let Uses = [CCR] in {
163 let isBranch = 1, isTerminator = 1, Uses = [CCR] in
197 def : Pat<(MxBrCond bb:$target, !cast<PatLeaf>("MxCOND"#cc), CCR),
344 let Uses = [CCR], Defs = [CCR], isPseudo = 1 in {
354 } // Uses = [CCR], Defs = [CCR], isPseudo = 1
360 def : Pat<(i16 (sext (i8 (MxSetCC_C MxCONDcs, CCR)))), (SETCS_C16d)>;
367 def : Pat<(and (i8 (MxSetCC_C MxCONDcs, CCR)), 1), (SETd8cs)>;
370 def : Pat<(add (and (i8 (MxSetCC_C MxCONDcs, CCR)), 1), MxDRD8:$op),
376 def : Pat<(sub MxDRD8:$op, (and (i8 (MxSetCC_C MxCONDcs, CCR)), 1)),
382 def : Pat<(sub MxDRD8:$op, (i8 (MxSetCC_C MxCONDcs, CCR))),
[all …]
H A DM68kInstrArithmetic.td56 let Defs = [CCR] in {
193 } // Defs = [CCR]
322 let Uses = [CCR], Defs = [CCR] in {
397 let Defs = [CCR] in {
483 } // let Defs = [CCR]
537 let Defs = [CCR] in
578 let Defs = [CCR] in {
624 } // Defs = [CCR]
781 let Defs = [CCR] in {
797 let Uses = [CCR] in {
[all …]
H A DM68kInstrCompiler.td57 let usesCustomInserter = 1, Uses = [CCR] in
61 (TYPE.VT (MxCmov TYPE.VT:$t, TYPE.VT:$f, imm:$cond, CCR)))]>;
76 // sub / add which can clobber CCR.
77 let Defs = [SP, CCR], Uses = [SP] in {
123 let Defs = [SP, CCR], Uses = [SP] in
H A DM68kISelLowering.cpp1623 CCR = Arith.getValue(1); in lowerOverflowArithmetic()
1632 SDValue Result, CCR; in LowerXALUO() local
1637 if (isa<ConstantSDNode>(CCR)) { in LowerXALUO()
1640 Overflow = CCR; in LowerXALUO()
3077 if (mi.readsRegister(M68k::CCR)) in checkAndUpdateCCRKill()
3087 if (SBB->isLiveIn(M68k::CCR)) in checkAndUpdateCCRKill()
3192 Jcc1MBB->addLiveIn(M68k::CCR); in EmitLoweredSelect()
3212 Copy0MBB->addLiveIn(M68k::CCR); in EmitLoweredSelect()
3213 SinkMBB->addLiveIn(M68k::CCR); in EmitLoweredSelect()
3577 SDValue CCR = N->getOperand(1); in combineM68kSetCC() local
[all …]
H A DM68kInstrInfo.td37 /* CCR */ SDTCisVT<1, i8>,
41 // RES, CCR <- op LHS, RHS
44 /* CCR */ SDTCisVT<1, i8>,
49 // RES, CCR <- op LHS, RHS, CCR
52 /* CCR */ SDTCisVT<1, i8>,
55 /* CCR */ SDTCisSameAs<1, 4>
59 /* CCR */ SDTCisVT<0, i8>,
67 /* CCR */ SDTCisVT<4, i8>
73 /* CCR */ SDTCisVT<2, i8>
79 /* CCR */ SDTCisVT<2, i8>
[all …]
H A DM68kInstrShiftRotate.td77 let Defs = [CCR] in {
89 } // Defs = [CCR]
H A DM68kInstrData.td105 let Defs = [CCR] in
340 // MOVE to/from SR/CCR
342 // A special care must be taken working with to/from CCR since it is basically
344 // instructions. Plus the original M68000 does not support moves from CCR. So in
345 // order to use CCR effectively one MUST use proper byte-size pseudo instructi-
355 let Defs = [CCR] in
378 /// Move from CCR
385 let Uses = [CCR] in {
403 } // let Uses = [CCR]
493 let Defs = [CCR] in {
H A DM68kRegisterInfo.td89 def CCR : MxPseudoReg<"ccr">;
125 def CCRC : MxRegClass<[i8], 16, (add CCR)>;
H A DM68kInstrBits.td60 let Defs = [CCR] in {
86 } // Defs = [CCR]
H A DM68kInstrInfo.cpp671 bool FromCCR = SrcReg == M68k::CCR; in copyPhysReg()
673 bool ToCCR = DstReg == M68k::CCR; in copyPhysReg()
/freebsd-14.2/contrib/llvm-project/clang/lib/AST/
H A DComparisonCategories.cpp205 using CCR = ComparisonCategoryResult; in getPossibleResultsForType() typedef
206 std::vector<CCR> Values; in getPossibleResultsForType()
209 Values.push_back(IsStrong ? CCR::Equal : CCR::Equivalent); in getPossibleResultsForType()
210 Values.push_back(CCR::Less); in getPossibleResultsForType()
211 Values.push_back(CCR::Greater); in getPossibleResultsForType()
213 Values.push_back(CCR::Unordered); in getPossibleResultsForType()
/freebsd-14.2/contrib/llvm-project/clang/include/clang/AST/
H A DComparisonCategories.h153 using CCR = ComparisonCategoryResult; in makeWeakResult() local
154 if (!isStrong() && Res == CCR::Equal) in makeWeakResult()
155 return CCR::Equivalent; in makeWeakResult()
H A DExpr.h5011 const_child_range CCR = const_cast<const InitListExpr *>(this)->children(); in children() local
5012 return child_range(cast_away_const(CCR.begin()), in children()
5013 cast_away_const(CCR.end())); in children()
6382 const_child_range CCR = in children() local
6384 return child_range(cast_away_const(CCR.begin()), in children()
6385 cast_away_const(CCR.end())); in children()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64RegisterBanks.td19 def CCRegBank : RegisterBank<"CC", [CCR]>;
H A DAArch64GenRegisterBankInfo.def217 PMI_None, // CCR
/freebsd-14.2/sys/dev/xdma/controller/
H A Dpl330.h49 #define CCR(n) (0x408 + 0x20 * (n)) /* Channel control for DMA channel n */ macro
/freebsd-14.2/sys/dev/cardbus/
H A Dcard_if.m133 # Read the CCR register
143 # Write the CCR register
/freebsd-14.2/sys/kern/
H A Dtty_ttydisc.c69 #define CCR '\r' macro
75 (c) == CNL || (c) == CCR))
509 case CCR: in ttydisc_write_oproc()
1164 case CCR: in ttydisc_rint()
1172 c = CCR; in ttydisc_rint()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiRegisterInfo.td60 def CCR : RegisterClass<"Lanai", [i32], 32, (add SR)> {
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/AsmParser/
H A DM68kAsmParser.cpp260 case M68k::CCR: in getRegisterIndex()
522 case M68k::CCR: in checkRegisterClass()
641 RegNo = M68k::CCR; in parseRegisterName()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonRegisterInfo.td296 def CCR : Rs<7, "ccr", ["s7"]>, DwarfRegNum<[151]>;
377 def S7_6 : Rss<6, "s7:6", [SSR, CCR], ["ccr:ssr"]>, DwarfRegNum<[150]>;
599 SSR, CCR, HTID, BADVA, IMASK,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsRegisterInfo.td423 def CCR : RegisterClass<"Mips", [i32], 32, (sequence "FCR%u", 0, 31)>,
656 def CCROpnd : RegisterOperand<CCR> {
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRRegisterInfo.td223 def CCR : RegisterClass<"AVR", [i8], 8, (add SREG)> {
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp4987 SDValue CCR = DAG.getRegister(ARM::CPSR, MVT::i32); in LowerSignedALUO() local
5167 SDValue CCR = Cond.getOperand(3); in LowerSELECT() local
5250 ARMcc, CCR, Cmp); in getCMOV()
5566 SDValue CCR = DAG.getRegister(ARM::CPSR, MVT::i32); in LowerSELECT_CC() local
5787 Chain, Dest, ARMcc, CCR, Cmp); in LowerBR_CC()
5802 SDValue CCR = DAG.getRegister(ARM::CPSR, MVT::i32); in LowerBR_CC() local
5804 SDValue Ops[] = { Chain, Dest, ARMcc, CCR, Cmp }; in LowerBR_CC()
6330 ARMcc, CCR, CmpLo); in LowerShiftRightParts()
6340 ARMcc, CCR, CmpHi); in LowerShiftRightParts()
6373 ARMcc, CCR, CmpHi); in LowerShiftLeftParts()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZRegisterInfo.td323 def CCR : RegisterClass<"SystemZ", [i32], 32, (add CC)>;

12