Home
last modified time | relevance | path

Searched refs:ByteVT (Results 1 – 3 of 3) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorOps.cpp1341 if (TLI.isShuffleMaskLegal(ShuffleMask, ByteVT)) { in ExpandBSWAP()
1343 SDValue Op = DAG.getNode(ISD::BITCAST, DL, ByteVT, Node->getOperand(0)); in ExpandBSWAP()
1344 Op = DAG.getVectorShuffle(ByteVT, DL, Op, DAG.getUNDEF(ByteVT), ShuffleMask); in ExpandBSWAP()
1386 if (TLI.isShuffleMaskLegal(BSWAPMask, ByteVT) && in ExpandBITREVERSE()
1387 (TLI.isOperationLegalOrCustom(ISD::BITREVERSE, ByteVT) || in ExpandBITREVERSE()
1388 (TLI.isOperationLegalOrCustom(ISD::SHL, ByteVT) && in ExpandBITREVERSE()
1389 TLI.isOperationLegalOrCustom(ISD::SRL, ByteVT) && in ExpandBITREVERSE()
1390 TLI.isOperationLegalOrCustomOrPromote(ISD::AND, ByteVT) && in ExpandBITREVERSE()
1391 TLI.isOperationLegalOrCustomOrPromote(ISD::OR, ByteVT)))) { in ExpandBITREVERSE()
1394 Op = DAG.getVectorShuffle(ByteVT, DL, Op, DAG.getUNDEF(ByteVT), in ExpandBITREVERSE()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp10964 VT, DAG.getNode(X86ISD::PALIGNR, DL, ByteVT, DAG.getBitcast(ByteVT, Hi), in lowerShuffleAsByteRotateAndPermute()
10965 DAG.getBitcast(ByteVT, Lo), in lowerShuffleAsByteRotateAndPermute()
11326 Lo = DAG.getBitcast(ByteVT, Lo); in lowerShuffleAsByteRotate()
11327 Hi = DAG.getBitcast(ByteVT, Hi); in lowerShuffleAsByteRotate()
11342 assert(ByteVT == MVT::v16i8 && in lowerShuffleAsByteRotate()
31009 SDValue ByteOp = DAG.getBitcast(ByteVT, Op0); in LowerVectorCTPOP()
38416 Res = CanonicalizeShuffleInput(ByteVT, V1); in combineX86ShuffleChain()
38446 MVT ByteVT = MVT::v16i8; in combineX86ShuffleChain() local
38447 V1 = CanonicalizeShuffleInput(ByteVT, V1); in combineX86ShuffleChain()
38448 V2 = CanonicalizeShuffleInput(ByteVT, V2); in combineX86ShuffleChain()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp19761 EVT ByteVT = in LowerSVEIntrinsicEXT() local
19765 SDValue Op0 = DAG.getNode(ISD::BITCAST, dl, ByteVT, N->getOperand(1)); in LowerSVEIntrinsicEXT()
19766 SDValue Op1 = DAG.getNode(ISD::BITCAST, dl, ByteVT, N->getOperand(2)); in LowerSVEIntrinsicEXT()
19770 SDValue EXT = DAG.getNode(AArch64ISD::EXT, dl, ByteVT, Op0, Op1, Op2); in LowerSVEIntrinsicEXT()