Searched refs:BuildVec (Results 1 – 7 of 7) sorted by relevance
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVPreLegalizer.cpp | 64 auto *BuildVec = MRI.getVRegDef(MI.getOperand(2).getReg()); in addConstantsToTrack() local
65 assert(BuildVec && in addConstantsToTrack()
66 BuildVec->getOpcode() == TargetOpcode::G_BUILD_VECTOR); in addConstantsToTrack()
69 BuildVec->getOperand(1 + i).getReg()); in addConstantsToTrack()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CallLowering.cpp | 484 Register BuildVec; in buildCopyFromRegs() local
486 BuildVec = B.buildBuildVector(BVType, Regs).getReg(0); in buildCopyFromRegs()
515 BuildVec = B.buildBuildVector(BVType, BVRegs).getReg(0); in buildCopyFromRegs()
517 B.buildTrunc(OrigRegs[0], BuildVec); in buildCopyFromRegs()
|
| H A D | LegalizerHelper.cpp | 7208 SmallVector<Register, 32> BuildVec; in lowerShuffleVector() local
7215 BuildVec.push_back(Undef); in lowerShuffleVector()
7220 BuildVec.push_back(Idx == 0 ? Src0Reg : Src1Reg); in lowerShuffleVector()
7227 BuildVec.push_back(Extract.getReg(0)); in lowerShuffleVector()
7232 MIRBuilder.buildCopy(DstReg, BuildVec[0]); in lowerShuffleVector()
7234 MIRBuilder.buildBuildVector(DstReg, BuildVec); in lowerShuffleVector()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.cpp | 5830 SDValue BuildVec = DAG.getBuildVector(ResVT, DL, ScalarRes); in ReplaceLoadVector() local
5832 Results.push_back(BuildVec); in ReplaceLoadVector()
5942 SDValue BuildVec = in ReplaceINTRINSIC_W_CHAIN() local
5945 Results.push_back(BuildVec); in ReplaceINTRINSIC_W_CHAIN()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.cpp | 1824 if (auto *BuildVec = dyn_cast<BuildVectorSDNode>(N)) { in getSplatValue() local
1825 return BuildVec->getSplatValue(); in getSplatValue()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 4025 SDValue BuildVec = DAG.getBuildVector(MVT::v2i32, SL, {Hi, NewShift}); in performSraCombine() local
4026 return DAG.getNode(ISD::BITCAST, SL, MVT::i64, BuildVec); in performSraCombine()
4034 SDValue BuildVec = DAG.getBuildVector(MVT::v2i32, SL, {NewShift, NewShift}); in performSraCombine() local
4035 return DAG.getNode(ISD::BITCAST, SL, MVT::i64, BuildVec); in performSraCombine()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 24554 SDValue BuildVec = DAG.getBuildVector(ExtractVT, SDLoc(N), in visitEXTRACT_SUBVECTOR() local
24556 return DAG.getBitcast(NVT, BuildVec); in visitEXTRACT_SUBVECTOR()
|