Home
last modified time | relevance | path

Searched refs:BRCOND (Results 1 – 25 of 38) sorted by relevance

12

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.h64 BRCOND, enumerator
H A DAVRISelLowering.cpp107 setOperationAction(ISD::BRCOND, MVT::Other, Expand); in AVRTargetLowering()
265 NODE(BRCOND); in getTargetNodeName()
895 return DAG.getNode(AVRISD::BRCOND, dl, MVT::Other, Chain, Dest, TargetCC, in LowerBR_CC()
H A DAVRInstrInfo.td51 : SDNode<"AVRISD::BRCOND", SDT_AVRBrcond, [SDNPHasChain, SDNPInGlue]>;
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h1068 BRCOND, enumerator
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelLowering.h69 BRCOND, enumerator
H A DM68kISelLowering.cpp123 setOperationAction(ISD::BRCOND, MVT::Other, Custom); in M68kTargetLowering()
1394 case ISD::BRCOND: in LowerOperation()
1859 if (User->getOpcode() != ISD::BRCOND && User->getOpcode() != ISD::SETCC && in hasNonFlagsUse()
2528 Chain = DAG.getNode(M68kISD::BRCOND, DL, Op.getValueType(), Chain, in LowerBRCOND()
2558 Chain = DAG.getNode(M68kISD::BRCOND, DL, Op.getValueType(), Chain, in LowerBRCOND()
2602 return DAG.getNode(M68kISD::BRCOND, DL, Op.getValueType(), Chain, Dest, CC, in LowerBRCOND()
3596 return DAG.getNode(M68kISD::BRCOND, DL, N->getVTList(), N->getOperand(0), in combineM68kBrCond()
3637 case M68kISD::BRCOND: in PerformDAGCombine()
3683 case M68kISD::BRCOND: in getTargetNodeName()
H A DM68kInstrInfo.td134 def MxBrCond : SDNode<"M68kISD::BRCOND", MxSDT_BrCond, [SDNPHasChain]>;
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.h74 BRCOND, // Conditional branch. enumerator
H A DARMISelLowering.cpp827 setTargetDAGCombine({ISD::BRCOND, ISD::BR_CC}); in ARMTargetLowering()
1448 setOperationAction(ISD::BRCOND, MVT::Other, Custom); in ARMTargetLowering()
1703 MAKE_CASE(ARMISD::BRCOND) in getTargetNodeName()
5674 return DAG.getNode(ARMISD::BRCOND, dl, MVT::Other, in OptimizeVFPBrcond()
5786 return DAG.getNode(ARMISD::BRCOND, dl, MVT::Other, in LowerBR_CC()
5805 SDValue Res = DAG.getNode(ARMISD::BRCOND, dl, VTList, Ops); in LowerBR_CC()
5809 Res = DAG.getNode(ARMISD::BRCOND, dl, VTList, Ops); in LowerBR_CC()
10561 case ISD::BRCOND: return LowerBRCOND(Op, DAG); in LowerOperation()
18219 if (N->getOpcode() == ISD::BRCOND) { in PerformHWLoopCombine()
18874 case ISD::BRCOND: in PerformDAGCombine()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp396 case ISD::BRCOND: return "brcond"; in getOperationName()
H A DSelectionDAGBuilder.cpp2772 SDValue BrCond = DAG.getNode(ISD::BRCOND, dl, in visitSwitchCase()
2837 SDValue BrCond = DAG.getNode(ISD::BRCOND, dl, in visitJumpTableHeader()
2962 SDValue BrCond = DAG.getNode(ISD::BRCOND, dl, in visitSPDescriptorParent()
3056 Root = DAG.getNode(ISD::BRCOND, dl, MVT::Other, Root, RangeCmp, in visitBitTestHeader()
3114 SDValue BrAnd = DAG.getNode(ISD::BRCOND, dl, in visitBitTestCase()
11457 DAG.getNode(ISD::BRCOND, DL, MVT::Other, getControlRoot(), Cond, in lowerWorkItem()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCISelLowering.cpp147 setOperationAction(ISD::BRCOND, MVT::Other, Expand); in ARCTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.cpp70 setOperationAction(ISD::BRCOND, MVT::Other, Expand); in BPFTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.h81 BRCOND, // Conditional branch instruction; "b.cond". enumerator
H A DAArch64ISelLowering.cpp453 setOperationAction(ISD::BRCOND, MVT::Other, Custom); in AArch64TargetLowering()
2364 MAKE_CASE(AArch64ISD::BRCOND) in getTargetNodeName()
6033 return DAG.getNode(AArch64ISD::BRCOND, dl, MVT::Other, Chain, Dest, CCVal, in LowerBRCOND()
6128 case ISD::BRCOND: in LowerOperation()
8926 return DAG.getNode(AArch64ISD::BRCOND, dl, MVT::Other, Chain, Dest, CCVal, in LowerBR_CC()
8993 return DAG.getNode(AArch64ISD::BRCOND, dl, MVT::Other, Chain, Dest, CCVal, in LowerBR_CC()
9007 DAG.getNode(AArch64ISD::BRCOND, dl, MVT::Other, Chain, Dest, CC1Val, Cmp); in LowerBR_CC()
9010 return DAG.getNode(AArch64ISD::BRCOND, dl, MVT::Other, BR1, Dest, CC2Val, in LowerBR_CC()
23926 case AArch64ISD::BRCOND: in PerformDAGCombine()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.h123 BRCOND, enumerator
H A DX86InstrFragments.td142 def X86brcond : SDNode<"X86ISD::BRCOND", SDTX86BrCond,
H A DX86ISelLowering.cpp337 setOperationAction(ISD::BRCOND , MVT::Other, Custom); in X86TargetLowering()
24619 return DAG.getNode(X86ISD::BRCOND, dl, MVT::Other, Chain, Dest, CCVal, in LowerBRCOND()
24652 Chain = DAG.getNode(X86ISD::BRCOND, dl, MVT::Other, Chain, Dest, in LowerBRCOND()
24686 return DAG.getNode(X86ISD::BRCOND, dl, MVT::Other, Chain, Dest, CCVal, in LowerBRCOND()
24706 return DAG.getNode(X86ISD::BRCOND, dl, MVT::Other, Chain, Dest, CCVal, in LowerBRCOND()
31928 case ISD::BRCOND: return LowerBRCOND(Op, DAG); in LowerOperation()
33160 NODE_NAME_CASE(BRCOND) in getTargetNodeName()
47742 case ISD::BRCOND: in combineCompareEqual()
53755 case X86ISD::BRCOND: in needCarryOrOverflowFlag()
53788 case X86ISD::BRCOND: in onlyZeroFlagUsed()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp100 setOperationAction(ISD::BRCOND, MVT::Other, Custom); in R600TargetLowering()
420 case ISD::BRCOND: return LowerBRCOND(Op, DAG); in LowerOperation()
H A DSIISelLowering.cpp298 setOperationAction(ISD::BRCOND, MVT::Other, Custom); in SITargetLowering()
5525 case ISD::BRCOND: return LowerBRCOND(Op, DAG); in LowerOperation()
6133 SDValue SITargetLowering::LowerBRCOND(SDValue BRCOND, in LowerBRCOND() argument
6135 SDLoc DL(BRCOND); in LowerBRCOND()
6137 SDNode *Intr = BRCOND.getOperand(1).getNode(); in LowerBRCOND()
6138 SDValue Target = BRCOND.getOperand(2); in LowerBRCOND()
6149 BR = findUser(BRCOND, ISD::BR); in LowerBRCOND()
6157 return BRCOND; in LowerBRCOND()
6171 Ops.push_back(BRCOND.getOperand(0)); in LowerBRCOND()
6184 BRCOND.getOperand(0) in LowerBRCOND()
[all …]
H A DAMDGPUISelDAGToDAG.cpp660 case ISD::BRCOND: in Select()
2321 assert(N->getOpcode() == ISD::BRCOND); in isCBranchSCC()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.cpp87 setOperationAction(ISD::BRCOND, MVT::Other, Expand); in LanaiTargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp91 setOperationAction(ISD::BRCOND, MVT::Other, Expand); in MSP430TargetLowering()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp352 setOperationAction(ISD::BRCOND, MVT::Other, Custom); in MipsTargetLowering()
1226 case ISD::BRCOND: return lowerBRCOND(Op, DAG); in LowerOperation()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEISelLowering.cpp154 setOperationAction(ISD::BRCOND, MVT::Other, Expand); in initSPUActions()

12