Home
last modified time | relevance | path

Searched refs:AndLHS (Results 1 – 7 of 7) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelLowering.cpp1702 SDValue AndLHS = Op0; in LowerAndToBTST() local
1704 if (AndRHSVal == 1 && AndLHS.getOpcode() == ISD::SRL) { in LowerAndToBTST()
1705 LHS = AndLHS.getOperand(0); in LowerAndToBTST()
1706 RHS = AndLHS.getOperand(1); in LowerAndToBTST()
1711 LHS = AndLHS; in LowerAndToBTST()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelDAGToDAG.cpp3387 SDValue AndLHS = LHS->getOperand(0); in tryBFE() local
3391 if (isa<ConstantSDNode>(AndLHS)) { in tryBFE()
3392 std::swap(AndLHS, AndRHS); in tryBFE()
3427 Val = AndLHS; in tryBFE()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp2305 const Value *AndLHS = AI->getOperand(0); in emitCompareAndBranch() local
2308 if (const auto *C = dyn_cast<ConstantInt>(AndLHS)) in emitCompareAndBranch()
2310 std::swap(AndLHS, AndRHS); in emitCompareAndBranch()
2315 LHS = AndLHS; in emitCompareAndBranch()
H A DAArch64ISelLowering.cpp16378 SDValue AndLHS = ShiftLHS.getOperand(0); in isDesirableToCommuteWithShift() local
16379 if (AndLHS.getOpcode() == ISD::SRL) { in isDesirableToCommuteWithShift()
16380 if (auto *SRLC = dyn_cast<ConstantSDNode>(AndLHS.getOperand(1))) { in isDesirableToCommuteWithShift()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCombinerHelper.cpp4824 Register AndLHS = MI.getOperand(1).getReg(); in matchNarrowBinopFeedingAnd() local
4830 if (!WideTy.isScalar() || !MRI.hasOneNonDBGUse(AndLHS)) in matchNarrowBinopFeedingAnd()
4839 MachineInstr *LHSInst = getDefIgnoringCopies(AndLHS, MRI); in matchNarrowBinopFeedingAnd()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp27305 SDValue AndLHS = N0->getOperand(0); in SimplifySelectCC() local
27313 DAG.getConstant(AndMask.countl_zero(), SDLoc(AndLHS), in SimplifySelectCC()
27314 getShiftAmountTy(AndLHS.getValueType())); in SimplifySelectCC()
27315 SDValue Shl = DAG.getNode(ISD::SHL, SDLoc(N0), VT, AndLHS, ShlAmt); in SimplifySelectCC()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp22821 SDValue AndLHS = Op0; in LowerAndToBT() local
22823 if (AndRHSVal == 1 && AndLHS.getOpcode() == ISD::SRL) { in LowerAndToBT()
22824 Src = AndLHS.getOperand(0); in LowerAndToBT()
22825 BitNo = AndLHS.getOperand(1); in LowerAndToBT()
22832 Src = AndLHS; in LowerAndToBT()