Home
last modified time | relevance | path

Searched refs:And (Results 1 – 25 of 394) sorted by relevance

12345678910>>...16

/freebsd-14.2/sys/contrib/libsodium/packaging/nuget/
H A Dpackage.gsl144And ('$\(PlatformToolset)' == '$(package.platformtoolset)' Or '$\(PlatformToolset)' == 'CTP_Nov201…
149And ('$\(PlatformToolset)' == '$(package.platformtoolset)' Or '$\(PlatformToolset)' == 'CTP_Nov201…
154And ('$\(PlatformToolset)' == '$(package.platformtoolset)' Or '$\(PlatformToolset)' == 'CTP_Nov201…
161And ('$\(PlatformToolset)' == '$(package.platformtoolset)' Or '$\(PlatformToolset)' == 'CTP_Nov20…
166And ('$\(PlatformToolset)' == '$(package.platformtoolset)' Or '$\(PlatformToolset)' == 'CTP_Nov20…
171And ('$\(PlatformToolset)' == '$(package.platformtoolset)' Or '$\(PlatformToolset)' == 'CTP_Nov20…
176And ('$\(PlatformToolset)' == '$(package.platformtoolset)' Or '$\(PlatformToolset)' == 'CTP_Nov20…
207And ('$\(PlatformToolset)' == '$(package.platformtoolset)' Or '$\(PlatformToolset)' == 'CTP_Nov201…
213And ('$\(PlatformToolset)' == '$(package.platformtoolset)' Or '$\(PlatformToolset)' == 'CTP_Nov201…
219And ('$\(PlatformToolset)' == '$(package.platformtoolset)' Or '$\(PlatformToolset)' == 'CTP_Nov201…
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIOptimizeExecMaskingPreRA.cpp131 auto *And = in optimizeVcndVcmpPair() local
133 if (!And || And->getOpcode() != AndOpc || in optimizeVcndVcmpPair()
134 !And->getOperand(1).isReg() || !And->getOperand(2).isReg()) in optimizeVcndVcmpPair()
137 MachineOperand *AndCC = &And->getOperand(1); in optimizeVcndVcmpPair()
141 AndCC = &And->getOperand(2); in optimizeVcndVcmpPair()
151 Cmp->getParent() != And->getParent()) in optimizeVcndVcmpPair()
199 << *And); in optimizeVcndVcmpPair()
202 BuildMI(MBB, *And, And->getDebugLoc(), TII->get(Andn2Opc), in optimizeVcndVcmpPair()
203 And->getOperand(0).getReg()) in optimizeVcndVcmpPair()
206 MachineOperand &AndSCC = And->getOperand(3); in optimizeVcndVcmpPair()
[all …]
H A DSILowerControlFlow.cpp244 MachineInstr *And = in emitIf() local
249 LV->replaceKillInstruction(Cond.getReg(), MI, *And); in emitIf()
251 setImpSCCDefDead(*And, true); in emitIf()
288 LIS->ReplaceMachineInstrInMaps(MI, *And); in emitIf()
357 LIS->InsertMachineInstrInMaps(*And); in emitElse()
389 MachineInstr *And = nullptr, *Or = nullptr; in emitIfBreak() local
393 And = BuildMI(MBB, &MI, DL, TII->get(AndOpc), AndReg) in emitIfBreak()
397 LV->replaceKillInstruction(MI.getOperand(1).getReg(), MI, *And); in emitIfBreak()
413 if (And) { in emitIfBreak()
415 RecomputeRegs.insert(And->getOperand(2).getReg()); in emitIfBreak()
[all …]
/freebsd-14.2/tests/sys/geom/class/uzip/etalon/
H A Detalon.txt12 And the mome raths outgrabe.
22 And stood awhile in thought.
24 And, as in uffish thought he stood,
27 And burbled as it came!
29 One, two! One, two! And through and through
34 "And, has thou slain the Jabberwock?
42 And the mome raths outgrabe.
/freebsd-14.2/contrib/one-true-awk/testdir/
H A Dbib8 And God called the firmament Heaven. And the evening and the morning were the second day.
752 And he said, Art thou my very son Esau? And he said, I am.
956 And he said unto him, What is thy name? And he said, Jacob.
1452 And he said, Swear unto me. And he sware unto him. And Israel bowed himself upon the bed's head.
6580 And the land had rest forty years. And Othniel the son of Kenaz died.
9376 And he said, Do it the second time. And they did it the second time. And he said, Do it the third t…
9890 And he said, Take the arrows. And he took them. And he said unto the king of Israel, Smite upon the…
10338 And the sons of Appaim; Ishi. And the sons of Ishi; Sheshan. And the children of Sheshan; Ahlai.
24506 And he asked them, How many loaves have ye? And they said, Seven.
26066 And they asked him, What then? Art thou Elias? And he saith, I am not. Art thou that prophet? And h…
[all …]
/freebsd-14.2/contrib/llvm-project/clang/lib/Analysis/
H A DThreadSafetyLogical.cpp44 case LExpr::And: in implies()
49 return RNeg ? RightOrOperator(cast<And>(RHS)) in implies()
50 : RightAndOperator(cast<And>(RHS)); in implies()
69 case LExpr::And: in implies()
74 return LNeg ? LeftAndOperator(cast<And>(LHS)) in implies()
75 : LeftOrOperator(cast<And>(LHS)); in implies()
/freebsd-14.2/contrib/llvm-project/clang/include/clang/Analysis/Analyses/
H A DThreadSafetyLogical.h25 And, enumerator
68 class And : public BinOp {
70 And(LExpr *LHS, LExpr *RHS) : BinOp(LHS, RHS, LExpr::And) {} in And() function
72 static bool classof(const LExpr *E) { return E->kind() == LExpr::And; } in classof()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Analysis/
H A DGuardUtils.cpp96 auto *And = dyn_cast<Instruction>(Cond); in parseWidenableBranch() local
97 if (!And) in parseWidenableBranch()
103 WC = &And->getOperandUse(0); in parseWidenableBranch()
104 C = &And->getOperandUse(1); in parseWidenableBranch()
110 WC = &And->getOperandUse(1); in parseWidenableBranch()
111 C = &And->getOperandUse(0); in parseWidenableBranch()
/freebsd-14.2/usr.bin/diff/tests/
H A Dunified_9999.out7 - * And another bla
8 + * And another bla
10 - * And yet another
H A Dunified_p.out7 - * And another bla
8 + * And another bla
10 - * And yet another
H A Dgroup-format.out5 * And another bla
7 * And another bla
11 * And yet another
H A Dunified_c9999.out8 ! * And another bla
10 ! * And yet another
24 ! * And another bla
H A Dsimple_p.out8 ! * And another bla
10 ! * And yet another
23 ! * And another bla
H A Difdef.out5 * And another bla
7 * And another bla
11 * And yet another
H A Dsimple_i.out2 < * And another bla
4 > * And another bla
H A Dinput_c1.in4 * And another bla
6 * And yet another
/freebsd-14.2/contrib/kyua/doc/
H A Dmanbuild_test.sh59 And nothing more.
65 And nothing more.
76 And nothing more.
82 And nothing more.
119 And done!
135 And done!
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstCombineIntrinsic.cpp623 Res = And(Nor(A, B), C); in simplifyTernarylogic()
1121 Res = And(And(A, B), C); in simplifyTernarylogic()
1152 Res = And(B, C); in simplifyTernarylogic()
1247 Res = And(A, C); in simplifyTernarylogic()
1279 Res = And(Or(A, B), C); in simplifyTernarylogic()
1373 Res = And(A, B); in simplifyTernarylogic()
1405 Res = And(Or(A, C), B); in simplifyTernarylogic()
1500 Res = And(A, Or(B, C)); in simplifyTernarylogic()
1540 Res = Or(And(A, B), C); in simplifyTernarylogic()
1548 Res = Or(And(A, C), B); in simplifyTernarylogic()
[all …]
/freebsd-14.2/sys/contrib/dev/rtw88fw/
H A DREADME6 driver rtw88. And some of the devices run with more than one firmware
9 And another is called "wowlan" firmware, it should be loaded when a
17 _only_ pick the normal firmware. And everything still works fine,
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonPatternsHVX.td393 def: OpR_RR_pat<V6_vand, And, VecI8, HVI8>;
394 def: OpR_RR_pat<V6_vand, And, VecI16, HVI16>;
395 def: OpR_RR_pat<V6_vand, And, VecI32, HVI32>;
797 def: OpR_RR_pat<V6_pred_and, And, VecQ8, HQ8>;
798 def: OpR_RR_pat<V6_pred_and, And, VecQ16, HQ16>;
799 def: OpR_RR_pat<V6_pred_and, And, VecQ32, HQ32>;
807 def: OpR_RR_pat<V6_pred_and_n, VNot2<And, qnot>, VecQ8, HQ8>;
808 def: OpR_RR_pat<V6_pred_and_n, VNot2<And, qnot>, VecQ16, HQ16>;
809 def: OpR_RR_pat<V6_pred_and_n, VNot2<And, qnot>, VecQ32, HQ32>;
824 def: AccRRR_pat<V6_veqb_and, And, seteq, HQ8, HVI8, HVI8>;
[all …]
/freebsd-14.2/contrib/llvm-project/clang/include/clang/Analysis/FlowSensitive/
H A DFormula.h61 And, /// True if LHS and RHS are both true in alignas() enumerator
110 case And: in alignas()
/freebsd-14.2/sys/contrib/device-tree/Bindings/clock/
H A Dnvidia,tegra210-car.txt1 NVIDIA Tegra210 Clock And Reset Controller
6 The CAR (Clock And Reset) Controller on Tegra is the HW module responsible
H A Dnvidia,tegra20-car.txt1 NVIDIA Tegra20 Clock And Reset Controller
6 The CAR (Clock And Reset) Controller on Tegra is the HW module responsible
/freebsd-14.2/sys/contrib/device-tree/Bindings/watchdog/
H A Dstarfive,jh7100-wdt.yaml15 has only one timeout phase and reboots. And JH7110 watchdog has two
18 the timeout value. And then, if counter decreases to 0 again and WDOGINT
/freebsd-14.2/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineAtomicRMW.cpp45 case AtomicRMWInst::And: in isIdempotentRMW()
89 case AtomicRMWInst::And: in isSaturating()

12345678910>>...16