Home
last modified time | relevance | path

Searched refs:AddrReg (Results 1 – 25 of 32) sorted by relevance

12

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsNaClELFStreamer.cpp101 void emitMask(unsigned AddrReg, unsigned MaskReg, in emitMask() argument
105 MaskInst.addOperand(MCOperand::createReg(AddrReg)); in emitMask()
106 MaskInst.addOperand(MCOperand::createReg(AddrReg)); in emitMask()
114 unsigned AddrReg = MI.getOperand(0).getReg(); in sandboxIndirectJump() local
117 emitMask(AddrReg, IndirectBranchMaskReg, STI); in sandboxIndirectJump()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchExpandAtomicPseudoInsts.cpp154 Register AddrReg = MI.getOperand(2).getReg(); in doAtomicBinOpExpansion() local
164 .addReg(AddrReg) in doAtomicBinOpExpansion()
211 .addReg(AddrReg) in doAtomicBinOpExpansion()
258 .addReg(AddrReg) in doMaskedAtomicBinOpExpansion()
293 .addReg(AddrReg) in doMaskedAtomicBinOpExpansion()
394 .addReg(AddrReg) in expandAtomicMinMaxOp()
451 .addReg(AddrReg) in expandAtomicMinMaxOp()
508 .addReg(AddrReg) in expandAtomicCmpXchg()
526 .addReg(AddrReg) in expandAtomicCmpXchg()
540 .addReg(AddrReg) in expandAtomicCmpXchg()
[all …]
H A DLoongArchExpandPseudoInsts.cpp614 Register AddrReg = IsTailCall ? LoongArch::R19 : LoongArch::R1; in expandFunctionCALL() local
619 expandLargeAddressLoad(MBB, MBBI, NextMBBI, LAOpcode, MO, Func, AddrReg, in expandFunctionCALL()
621 CALL = BuildMI(MBB, MBBI, DL, TII->get(Opcode)).addReg(AddrReg).addImm(0); in expandFunctionCALL()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVExpandAtomicPseudoInsts.cpp267 Register AddrReg = MI.getOperand(2).getReg(); in doAtomicBinOpExpansion() local
278 .addReg(AddrReg); in doAtomicBinOpExpansion()
292 .addReg(AddrReg) in doAtomicBinOpExpansion()
347 .addReg(AddrReg); in doMaskedAtomicBinOpExpansion()
380 .addReg(AddrReg) in doMaskedAtomicBinOpExpansion()
488 .addReg(AddrReg); in expandAtomicMinMaxOp()
540 .addReg(AddrReg) in expandAtomicMinMaxOp()
669 .addReg(AddrReg); in expandAtomicCmpXchg()
679 .addReg(AddrReg) in expandAtomicCmpXchg()
693 .addReg(AddrReg); in expandAtomicCmpXchg()
[all …]
H A DRISCVAsmPrinter.cpp319 const MachineOperand &AddrReg = MI->getOperand(OpNo); in PrintAsmMemoryOperand() local
324 if (!AddrReg.isReg()) in PrintAsmMemoryOperand()
338 OS << "(" << RISCVInstPrinter::getRegisterName(AddrReg.getReg()) << ")"; in PrintAsmMemoryOperand()
471 Register AddrReg = MI.getOperand(0).getReg(); in LowerKCFI_CHECK() local
474 assert(std::next(MI.getIterator())->getOperand(0).getReg() == AddrReg && in LowerKCFI_CHECK()
485 return Reg != AddrReg && !STI->isRegisterReservedByUser(Reg); in LowerKCFI_CHECK()
497 if (AddrReg == RISCV::X0) { in LowerKCFI_CHECK()
518 .addReg(AddrReg) in LowerKCFI_CHECK()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCExpandPseudos.cpp65 Register AddrReg = MF.getRegInfo().createVirtualRegister(&ARC::GPR32RegClass); in expandStore() local
68 BuildMI(*SI.getParent(), SI, SI.getDebugLoc(), TII->get(AddOpc), AddrReg) in expandStore()
74 .addReg(AddrReg) in expandStore()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/M68k/GISel/
H A DM68kCallLowering.cpp85 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress() local
87 return AddrReg.getReg(0); in getStackAddress()
178 MachineInstrBuilder AddrReg = MIRBuilder.buildFrameIndex(FramePtr, FI); in getStackAddress() local
180 return AddrReg.getReg(0); in getStackAddress()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600InstrInfo.cpp1099 unsigned AddrReg; in buildIndirectWrite() local
1102 case 0: AddrReg = R600::R600_AddrRegClass.getRegister(Address); break; in buildIndirectWrite()
1103 case 1: AddrReg = R600::R600_Addr_YRegClass.getRegister(Address); break; in buildIndirectWrite()
1104 case 2: AddrReg = R600::R600_Addr_ZRegClass.getRegister(Address); break; in buildIndirectWrite()
1105 case 3: AddrReg = R600::R600_Addr_WRegClass.getRegister(Address); break; in buildIndirectWrite()
1112 AddrReg, ValueReg) in buildIndirectWrite()
1131 unsigned AddrReg; in buildIndirectRead() local
1134 case 0: AddrReg = R600::R600_AddrRegClass.getRegister(Address); break; in buildIndirectRead()
1135 case 1: AddrReg = R600::R600_Addr_YRegClass.getRegister(Address); break; in buildIndirectRead()
1136 case 2: AddrReg = R600::R600_Addr_ZRegClass.getRegister(Address); break; in buildIndirectRead()
[all …]
H A DSILoadStoreOptimizer.cpp121 const MachineOperand *AddrReg[MaxAddressRegs]; member
133 if (AddrReg[i]->isImm() || AddrRegNext.isImm()) { in hasSameBaseAddress()
153 const MachineOperand *AddrOp = AddrReg[i]; in hasMergeableAddress()
808 AddrReg[J] = &I->getOperand(AddrIdx[J]); in setMI()
1228 Register BaseReg = AddrReg->getReg(); in mergeRead2Pair()
1229 unsigned BaseSubReg = AddrReg->getSubReg(); in mergeRead2Pair()
1241 .addReg(AddrReg->getReg(), 0, BaseSubReg) in mergeRead2Pair()
1296 const MachineOperand *AddrReg = in mergeWrite2Pair() local
1320 Register BaseReg = AddrReg->getReg(); in mergeWrite2Pair()
1321 unsigned BaseSubReg = AddrReg->getSubReg(); in mergeWrite2Pair()
[all …]
H A DAMDGPUCallLowering.cpp114 auto AddrReg = MIRBuilder.buildFrameIndex( in getStackAddress() local
117 return AddrReg.getReg(0); in getStackAddress()
228 auto AddrReg = MIRBuilder.buildPtrAdd(PtrTy, SPReg, OffsetReg); in getStackAddress() local
230 return AddrReg.getReg(0); in getStackAddress()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/
H A DPPCCallLowering.cpp179 MachineInstrBuilder AddrReg = MIRBuilder.buildFrameIndex(FramePtr, FI); in getStackAddress() local
181 return AddrReg.getReg(0); in getStackAddress()
H A DPPCInstructionSelector.cpp750 Register AddrReg = I.getOperand(1).getReg(); in select() local
754 MachineOperand::CreateReg(AddrReg, /* isDef */ false, in select()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64SIMDInstrOpt.cpp508 unsigned SeqReg, AddrReg; in optimizeLdStInterleave() local
522 AddrReg = MI.getOperand(1).getReg(); in optimizeLdStInterleave()
576 .addReg(AddrReg) in optimizeLdStInterleave()
616 .addReg(AddrReg) in optimizeLdStInterleave()
621 .addReg(AddrReg) in optimizeLdStInterleave()
H A DAArch64AsmPrinter.cpp445 Register AddrReg = MI.getOperand(0).getReg(); in LowerKCFI_CHECK() local
448 assert(std::next(MI.getIterator())->getOperand(0).getReg() == AddrReg && in LowerKCFI_CHECK()
454 if (AddrReg == AArch64::XZR) { in LowerKCFI_CHECK()
457 AddrReg = getXRegFromWReg(ScratchRegs[0]); in LowerKCFI_CHECK()
459 .addReg(AddrReg) in LowerKCFI_CHECK()
469 if (Reg == getWRegFromXReg(AddrReg)) { in LowerKCFI_CHECK()
474 assert(ScratchRegs[0] != AddrReg && ScratchRegs[1] != AddrReg && in LowerKCFI_CHECK()
489 .addReg(AddrReg) in LowerKCFI_CHECK()
526 switch (AddrReg) { in LowerKCFI_CHECK()
528 AddrIndex = AddrReg - AArch64::X0; in LowerKCFI_CHECK()
H A DAArch64ExpandPseudoInsts.cpp234 Register AddrReg = MI.getOperand(2).getReg(); in expandCMP_SWAP() local
256 .addReg(AddrReg); in expandCMP_SWAP()
273 .addReg(AddrReg); in expandCMP_SWAP()
314 Register AddrReg = MI.getOperand(3).getReg(); in expandCMP_SWAP_128() local
362 .addReg(AddrReg); in expandCMP_SWAP_128()
391 .addReg(AddrReg); in expandCMP_SWAP_128()
405 .addReg(AddrReg); in expandCMP_SWAP_128()
H A DAArch64FastISel.cpp231 bool emitStoreRelease(MVT VT, unsigned SrcReg, unsigned AddrReg,
2055 unsigned AddrReg, in emitStoreRelease() argument
2068 AddrReg = constrainOperandRegClass(II, AddrReg, 1); in emitStoreRelease()
2071 .addReg(AddrReg) in emitStoreRelease()
2195 Register AddrReg = getRegForValue(PtrV); in selectStore() local
2196 return emitStoreRelease(VT, SrcReg, AddrReg, in selectStore()
2514 Register AddrReg = getRegForValue(BI->getOperand(0)); in selectIndirectBr() local
2515 if (AddrReg == 0) in selectIndirectBr()
2520 AddrReg = constrainOperandRegClass(II, AddrReg, II.getNumDefs()); in selectIndirectBr()
5059 const Register AddrReg = constrainOperandRegClass( in selectAtomicCmpXchg() local
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/GISel/
H A DX86CallLowering.cpp102 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress() local
105 return AddrReg.getReg(0); in getStackAddress()
H A DX86InstructionSelector.cpp1505 Register AddrReg = MRI.createVirtualRegister(&X86::GR64RegClass); in materializeFP() local
1506 BuildMI(*I.getParent(), I, DbgLoc, TII.get(X86::MOV64ri), AddrReg) in materializeFP()
1515 AddrReg) in materializeFP()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMCallLowering.cpp106 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress() local
109 return AddrReg.getReg(0); in getStackAddress()
H A DARMExpandPseudoInsts.cpp1805 Register AddrReg = MI.getOperand(2).getReg(); in ExpandCMP_SWAP() local
1843 MIB.addReg(AddrReg); in ExpandCMP_SWAP()
1867 .addReg(AddrReg); in ExpandCMP_SWAP()
1935 Register AddrReg = MI.getOperand(2).getReg(); in ExpandCMP_SWAP_64() local
1963 MIB.addReg(AddrReg).add(predOps(ARMCC::AL)); in ExpandCMP_SWAP_64()
1992 MIB.addReg(AddrReg).add(predOps(ARMCC::AL)); in ExpandCMP_SWAP_64()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64CallLowering.cpp147 auto AddrReg = MIRBuilder.buildFrameIndex(LLT::pointer(0, 64), FI); in getStackAddress() local
148 return AddrReg.getReg(0); in getStackAddress()
269 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress() local
272 return AddrReg.getReg(0); in getStackAddress()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsCallLowering.cpp240 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress() local
241 return AddrReg.getReg(0); in getStackAddress()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/
H A DRISCVCallLowering.cpp79 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress() local
82 return AddrReg.getReg(0); in getStackAddress()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86SpeculativeLoadHardening.cpp1160 Register AddrReg = MRI->createVirtualRegister(&X86::GR64RegClass); in tracePredStateThroughIndirectBranches() local
1162 BuildMI(MBB, InsertPt, DebugLoc(), TII->get(X86::LEA64r), AddrReg) in tracePredStateThroughIndirectBranches()
1173 .addReg(AddrReg, RegState::Kill); in tracePredStateThroughIndirectBranches()
H A DX86MCInstLower.cpp887 const Register AddrReg = MI.getOperand(0).getReg(); in LowerKCFI_CHECK() local
891 unsigned TempReg = AddrReg == X86::R10 ? X86::R11D : X86::R10D; in LowerKCFI_CHECK()
897 .addReg(AddrReg) in LowerKCFI_CHECK()

12