| /freebsd-14.2/contrib/llvm-project/clang/include/clang/StaticAnalyzer/Core/PathSensitive/ |
| H A D | BasicValueFactory.h | 218 const llvm::APSInt &Add1(const llvm::APSInt &V) { in Add1() function
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | ExpandLargeFpConvert.cpp | 177 Value *Add1 = Builder.CreateAdd( in expandFPToI() local
180 Builder.CreateICmpULT(Add1, ConstantInt::getSigned(IntTy, -BitWidth)); in expandFPToI()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 4243 SDValue Add1 = ShiftAmt->getOperand(1); in tryShiftAmountMod() local
4245 auto *Add1C = dyn_cast<ConstantSDNode>(Add1); in tryShiftAmountMod()
4267 Add0C == nullptr ? Add0 : Add1, AllOnes); in tryShiftAmountMod()
4277 X = Add1; in tryShiftAmountMod()
4282 if (Add1.getOpcode() == ISD::TRUNCATE) { in tryShiftAmountMod()
4283 Add1 = Add1.getOperand(0); in tryShiftAmountMod()
4284 SubVT = Add1.getValueType(); in tryShiftAmountMod()
4291 X = CurDAG->getNode(ISD::ADD, DL, SubVT, Add1, Add0); in tryShiftAmountMod()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 3617 SDValue Add1 = ShiftAmt->getOperand(1); in tryShiftAmountMod() local
3620 if (isIntImmediate(Add1, Add1Imm) && (Add1Imm % Size == 0)) { in tryShiftAmountMod()
3643 CurDAG->getMachineNode(NegOpc, DL, SubVT, Zero, Add1); in tryShiftAmountMod()
3663 CurDAG->getMachineNode(NotOpc, DL, SubVT, Zero, Add1); in tryShiftAmountMod()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 4466 auto Add1 = B.buildMergeLikeInstr(S64, {Add1_Lo, Add1_Hi}); in legalizeUnsignedDIV_REM64Impl() local
4468 auto MulLo2 = B.buildMul(S64, NegDenom, Add1); in legalizeUnsignedDIV_REM64Impl()
4469 auto MulHi2 = B.buildUMulH(S64, Add1, MulLo2); in legalizeUnsignedDIV_REM64Impl()
|
| H A D | AMDGPUISelLowering.cpp | 2064 SDValue Add1 = DAG.getBitcast(VT, in LowerUDIVREM64() local
2068 SDValue Mullo2 = DAG.getNode(ISD::MUL, DL, VT, Neg_RHS, Add1); in LowerUDIVREM64()
2069 SDValue Mulhi2 = DAG.getNode(ISD::MULHU, DL, VT, Add1, Mullo2); in LowerUDIVREM64()
|
| H A D | SIISelLowering.cpp | 13343 SDValue Add1 = DAG.getNode(Opc, SL, VT, Op0, Op1); in reassociateScalarOps() local
13344 return DAG.getNode(Opc, SL, VT, Add1, Op2); in reassociateScalarOps()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 1096 SDValue Add1 = DAG.getNode(ISD::ADD, DL, ValTy, N->getOperand(0), in performADDCombine() local
1098 return DAG.getNode(ISD::ADD, DL, ValTy, Add1, Lo); in performADDCombine()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 13608 SDValue Add1 = in TryDistrubutionADDVecReduce() local
13610 return DAG.getNode(ISD::ADD, dl, VT, Add1, N1.getOperand(N1RedOp)); in TryDistrubutionADDVecReduce()
|