| /freebsd-14.2/crypto/openssl/crypto/sha/asm/ |
| H A D | sha256-586.pl | 376 my @AH=($A,$K256); 381 &mov ($AH[0],&DWP(0,"esi")); 382 &mov ($AH[1],&DWP(4,"esi")); 386 &mov (&DWP(4,"esp"),$AH[1]); 459 &mov ($t1,$AH[0]); 463 &mov ($t2,$AH[0]); 465 &xor ($t1,$AH[0]); 469 &and ($AH[1],$AH[0]); # (b^c) &= (a^b) 476 &add ($AH[1],$E); # h += T 481 @AH = reverse(@AH); # rotate(a,h) [all …]
|
| /freebsd-14.2/contrib/llvm-project/compiler-rt/lib/builtins/hexagon/ |
| H A D | dfdiv.S | 12 #define AH r1 macro 81 EXPBA = combine(BH,AH) 82 SIGN = xor(AH,BH) 85 #undef AH 208 #define AH r1 macro 329 AH = mux(Q_POSITIVE,#0,#-1) define 338 QH ^= lsr(AH,#31) 402 EXPBA = combine(BH,AH) 407 if (P_TMP) AH = or(AH,TMP) // if normal, add back in hidden bit 435 AH = xor(AH,BH) define [all …]
|
| H A D | dfmul.S | 11 #define AH r1 macro 113 EXP0 = extractu(AH,#EXPBITS,#HI_MANTBITS) 119 TMP = xor(AH,BH) 133 AH += asl(EXP0,#HI_MANTBITS) 150 p0 = bitsclr(AH,BTMPL) 177 AH += asl(EXP1,#HI_MANTBITS) 178 EXP1 = extractu(AH,#EXPBITS,#HI_MANTBITS) 232 AH = insert(S_ZERO,#EXPBITS,#HI_MANTBITS) define 328 p0 = bitsclr(AH,TMP) 342 AH -= asl(TMP,#HI_MANTBITS) [all …]
|
| H A D | dfaddsub.S | 12 #define AH r1 macro 79 EXPA = extractu(AH,#EXPBITS,#HI_MANTBITS) 111 A_POS = cmp.gt(AH,#-1) 148 AH += asl(EXPB,#HI_MANTBITS) 174 if (p0.new) AH = xor(AH,BH) 199 TMP = extractu(AH,#EXPBITS,#HI_MANTBITS) 200 AH += asl(EXPB,#HI_MANTBITS) 292 EXPA = extractu(AH,#EXPBITS,#HI_MANTBITS) 315 p0 = cmp.gt(AH,#-1) 336 if (!p0) AH = or(AH,BH) [all …]
|
| H A D | dffma.S | 16 #define AH r1 macro 147 TMP = xor(AH,BH) 406 AH = USR define 426 if (!p1.new) AH = or(AH,AL) 431 USR = AH 438 AH += asl(TMP,#HI_MANTBITS) 448 p0 = bitsclr(AH,TMP) 480 BH ^= lsr(AH,#31) 549 p0 = bitsclr(AH,TMP) 560 AH -= asl(TMP,#HI_MANTBITS) [all …]
|
| H A D | dfsqrt.S | 14 #define AH r1 macro 81 EXP = extractu(AH,#DF_EXPBITS,#DF_MANTBITS-32) 86 NORMAL = cmp.gt(AH,#-1) // and positive? 99 #undef AH 339 #define AH r1 macro 361 P_TMP = cmp.gt(AH,#-1) 382 AH = insert(EXP,#1,#DF_MANTBITS-32) // insert lsb of exponent define
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Support/ |
| H A D | RISCVAttributeParser.cpp | 56 for (const auto &AH : displayRoutines) { in handler() local 57 if (uint64_t(AH.attribute) == tag) { in handler() 58 if (Error e = (this->*AH.routine)(tag)) in handler()
|
| H A D | CSKYAttributeParser.cpp | 72 for (const auto &AH : displayRoutines) { in handler() local 73 if (uint64_t(AH.attribute) == tag) { in handler() 74 if (Error e = (this->*AH.routine)(tag)) in handler()
|
| H A D | ARMAttributeParser.cpp | 465 for (const auto &AH : displayRoutines) { in handler() local 466 if (uint64_t(AH.attribute) == tag) { in handler() 467 if (Error e = (this->*AH.routine)(static_cast<AttrType>(tag))) in handler()
|
| /freebsd-14.2/tests/sys/netpfil/pf/ |
| H A D | CVE-2019-5597.py | 51 pkt1_opts = sp.AH(nh=AH_PROTO, payloadlen=200) \ 53 / sp.AH(nh=FRAG_PROTO, payloadlen=1) \
|
| /freebsd-14.2/sbin/setkey/ |
| H A D | sample.cf | 32 # security protocol (AH or ESP) identifier. You must take care of these 62 # Security protocol is old AH tunnel mode, i.e. RFC1826, with hmac-sha2-256 66 # ======= AH ======= 100 # AH transport mode followed by ESP tunnel mode is required between 103 # is hmac-sha2-512. Authentication algorithm for AH is hmac-sha2-256. 105 # ========== AH =========
|
| /freebsd-14.2/share/examples/IPv6/ |
| H A D | USAGE | 396 complicated example. From HOST A to HOST B, only old AH is used. 397 From HOST B to HOST A, new AH and new ESP are combined. 399 Now we should choose algorithm to be used corresponding to "AH"/"new 400 AH"/"ESP"/"new ESP". Please refer to the "setkey" man page to know 401 algorithm names. Our choice is MD5 for AH, new-HMAC-SHA1 for new AH, 419 (1)PROTO=AH 430 PROTO=AH 431 ALG=new-HMAC-SHA1(new AH) 469 the "ping" command has the -P option with parameter to enable AH and/or ESP. 477 to be AH transport mode inner ESP tunnel mode like below. [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86RegisterInfo.td | 58 def AH : X86Reg<"ah", 4>; 187 def AX : X86Reg<"ax", 0, [AL,AH]>; 540 // FIXME: Allow AH, CH, DH, BH to be used as general-purpose registers in 546 (add AL, CL, DL, AH, CH, DH, BL, BH, SIL, DIL, BPL, SPL, 550 let AltOrders = [(sub GR8, AH, BH, CH, DH)]; 626 def GR8_ABCD_H : RegisterClass<"X86", [i8], 8, (add AH, CH, DH, BH)>; 639 (add AL, CL, DL, AH, CH, DH, BL, BH)> { 640 let AltOrders = [(sub GR8_NOREX, AH, BH, CH, DH)]; 660 let AltOrders = [(sub GR8_NOREX2, AH, BH, CH, DH)];
|
| H A D | X86CallingConv.td | 245 // requires the values to be in AL and AH, however this code uses AL and DL 246 // instead. This is because using AH for the second register conflicts with 248 // up in AX and AH, which overlap. Front-ends wishing to conform to the ABI 250 // values into an i16 (which uses AX, and thus AL:AH).
|
| H A D | X86InstrArithmetic.td | 138 let Defs = [AL, AH, EFLAGS], Uses = [AX] in 146 let Defs = [AL, AH, EFLAGS], Uses = [AX] in 156 let Defs = [AL, AH], Uses = [AX] in 164 let Defs = [AL, AH], Uses = [AX] in 173 let Defs = [AL, AH, EFLAGS], Uses = [AX] in 181 let Defs = [AL, AH, EFLAGS], Uses = [AX] in
|
| /freebsd-14.2/share/doc/IPv6/ |
| H A D | IMPLEMENTATION | 72 4.3 AH and ESP handling 938 in supporting AH with jumbograms (AH header size influences payload length, 940 option as well as AH). 1816 IP AH ESP IP payload 1827 4.3 AH and ESP handling 1858 AH specification does not talk much about "multiple AH on a packet" case. 1905 authentication data by AH. 1908 alone, without AH/ESP. 1936 old IPsec AH 1946 new IPsec AH [all …]
|
| /freebsd-14.2/contrib/llvm-project/clang/include/clang/Sema/ |
| H A D | Lookup.h | 295 void setAllowHidden(bool AH) { in setAllowHidden() argument 296 AllowHidden = AH; in setAllowHidden()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86MCTargetDesc.cpp | 184 {codeview::RegisterId::AH, X86::AH}, in initLLVMToSEHAndCVRegMapping() 772 case X86::AH: \ in getX86SubSuperRegister() 800 A_SUB_SUPER(AH) in getX86SubSuperRegister()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/GISel/ |
| H A D | X86InstructionSelector.cpp | 1629 {X86::IDIV8r, 0, X86::MOVSX16rr8, X86::AH, S}, // SRem in selectMulDivRem() 1631 {X86::DIV8r, 0, X86::MOVZX16rr8, X86::AH, U}, // URem in selectMulDivRem() 1633 {X86::IMUL8r, 0, X86::MOVSX16rr8, X86::AH, S}, // SMulH in selectMulDivRem() 1634 {X86::MUL8r, 0, X86::MOVZX16rr8, X86::AH, U}, // UMulH in selectMulDivRem() 1768 if (OpEntry.ResultReg == X86::AH && STI.is64Bit()) { in selectMulDivRem()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64CallingConvention.td | 307 // requires the values to be in AL and AH, however this code uses AL and DL 308 // instead. This is because using AH for the second register conflicts with 310 // up in AX and AH, which overlap. Front-ends wishing to conform to the ABI 312 // values into an i16 (which uses AX, and thus AL:AH).
|
| /freebsd-14.2/lib/libc/net/ |
| H A D | protocols | 60 ah 51 AH # authentication header
|
| /freebsd-14.2/contrib/llvm-project/lldb/source/Plugins/SymbolFile/NativePDB/ |
| H A D | CodeViewRegisterMapping.cpp | 660 case llvm::codeview::RegisterId::AH: in GetRegisterSize()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/Disassembler/ |
| H A D | X86DisassemblerDecoder.h | 114 ENTRY(AH) \
|
| /freebsd-14.2/contrib/libpcap/ |
| H A D | grammar.y.in | 402 %token IPV6 ICMPV6 AH ESP 666 | AH { $$ = Q_AH; }
|
| H A D | scanner.l | 295 ah return AH;
|