Home
last modified time | relevance | path

Searched refs:sets (Results 1 – 25 of 585) sorted by relevance

12345678910>>...24

/freebsd-13.1/sys/dev/cpufreq/
H A Dichss.c272 sc->sets[0].freq = CPUFREQ_VAL_UNKNOWN; in ichss_attach()
275 sc->sets[0].lat = 1000; in ichss_attach()
276 sc->sets[0].dev = dev; in ichss_attach()
277 sc->sets[1] = sc->sets[0]; in ichss_attach()
297 if (sets == NULL || count == NULL) in ichss_settings()
313 ichss_set(dev, &sc->sets[i]); in ichss_settings()
314 ichss_set(dev, &sc->sets[first]); in ichss_settings()
318 bcopy(sc->sets, sets, sizeof(sc->sets)); in ichss_settings()
370 sc->sets[req_val].freq); in ichss_set()
391 sc->sets[state].freq); in ichss_get()
[all …]
/freebsd-13.1/sys/contrib/device-tree/src/arm64/amazon/
H A Dalpine-v3.dtsi30 d-cache-sets = <256>;
33 i-cache-sets = <256>;
44 d-cache-sets = <256>;
47 i-cache-sets = <256>;
58 d-cache-sets = <256>;
61 i-cache-sets = <256>;
72 d-cache-sets = <256>;
75 i-cache-sets = <256>;
86 d-cache-sets = <256>;
89 i-cache-sets = <256>;
[all …]
/freebsd-13.1/sys/x86/cpufreq/
H A Dsmist.c394 sc->sets[0].freq = CPUFREQ_VAL_UNKNOWN; in smist_attach()
397 sc->sets[0].lat = 1000; in smist_attach()
398 sc->sets[0].dev = dev; in smist_attach()
399 sc->sets[1] = sc->sets[0]; in smist_attach()
420 if (sets == NULL || count == NULL) in smist_settings()
435 smist_set(dev, &sc->sets[i]); in smist_settings()
437 smist_set(dev, &sc->sets[first]); in smist_settings()
441 bcopy(sc->sets, sets, sizeof(sc->sets)); in smist_settings()
498 sc->sets[state].freq = rate / 1000000; in smist_get()
500 sc->sets[state].freq); in smist_get()
[all …]
H A Dp4tcc.c79 static int p4tcc_settings(device_t dev, struct cf_setting *sets,
238 p4tcc_settings(device_t dev, struct cf_setting *sets, int *count) in p4tcc_settings() argument
244 if (sets == NULL || count == NULL) in p4tcc_settings()
250 memset(sets, CPUFREQ_VAL_UNKNOWN, sizeof(*sets) * sc->set_count); in p4tcc_settings()
253 sets[i].freq = TCC_SPEED_PERCENT(val); in p4tcc_settings()
254 sets[i].dev = dev; in p4tcc_settings()
H A Dhwpstate_amd.c118 static int hwpstate_settings(device_t dev, struct cf_setting *sets, int *count);
287 hwpstate_settings(device_t dev, struct cf_setting *sets, int *count) in hwpstate_settings() argument
293 if (sets == NULL || count == NULL) in hwpstate_settings()
298 for (i = 0; i < sc->cfnum; i++, sets++) { in hwpstate_settings()
300 sets->freq = set.freq; in hwpstate_settings()
301 sets->volts = set.volts; in hwpstate_settings()
302 sets->power = set.power; in hwpstate_settings()
303 sets->lat = set.lat; in hwpstate_settings()
304 sets->dev = dev; in hwpstate_settings()
H A Dest.c1065 struct cf_setting *sets; in est_acpi_info() local
1078 sets = malloc(MAX_SETTINGS * sizeof(*sets), M_TEMP, M_NOWAIT); in est_acpi_info()
1079 if (sets == NULL) in est_acpi_info()
1097 if (sets[i].freq > 0) { in est_acpi_info()
1121 if (sets) in est_acpi_info()
1122 free(sets, M_TEMP); in est_acpi_info()
1308 sets[i].freq = f->freq; in est_settings()
1309 sets[i].volts = f->volts; in est_settings()
1310 sets[i].power = f->power; in est_settings()
1311 sets[i].lat = EST_TRANS_LAT; in est_settings()
[all …]
/freebsd-13.1/sys/powerpc/cpufreq/
H A Ddfs.c49 static int dfs_settings(device_t dev, struct cf_setting *sets, int *count);
142 dfs_settings(device_t dev, struct cf_setting *sets, int *count) in dfs_settings() argument
149 if (sets == NULL || count == NULL) in dfs_settings()
155 memset(sets, CPUFREQ_VAL_UNKNOWN, sizeof(*sets) * states); in dfs_settings()
157 sets[0].freq = 10000; sets[0].dev = dev; in dfs_settings()
158 sets[1].freq = 5000; sets[1].dev = dev; in dfs_settings()
160 sets[2].freq = 2500; in dfs_settings()
161 sets[2].dev = dev; in dfs_settings()
H A Dpmufreq.c57 static int pmufreq_settings(device_t dev, struct cf_setting *sets, int *count);
151 pmufreq_settings(device_t dev, struct cf_setting *sets, int *count) in pmufreq_settings() argument
156 if (sets == NULL || count == NULL) in pmufreq_settings()
162 memset(sets, CPUFREQ_VAL_UNKNOWN, sizeof(*sets) * 2); in pmufreq_settings()
164 sets[0].freq = sc->maxfreq; sets[0].dev = dev; in pmufreq_settings()
165 sets[1].freq = sc->minfreq; sets[1].dev = dev; in pmufreq_settings()
167 sets[0].lat = INT_MAX; in pmufreq_settings()
168 sets[1].lat = INT_MAX; in pmufreq_settings()
H A Dpcr.c52 static int pcr_settings(device_t dev, struct cf_setting *sets, int *count);
238 pcr_settings(device_t dev, struct cf_setting *sets, int *count) in pcr_settings() argument
243 if (sets == NULL || count == NULL) in pcr_settings()
249 memset(sets, CPUFREQ_VAL_UNKNOWN, sizeof(*sets) * sc->nmodes); in pcr_settings()
251 sets[0].freq = 10000; sets[0].dev = dev; in pcr_settings()
252 sets[1].freq = 5000; sets[1].dev = dev; in pcr_settings()
254 sets[2].freq = 2500; in pcr_settings()
255 sets[2].dev = dev; in pcr_settings()
H A Dpmcr.c89 static int pmcr_settings(device_t dev, struct cf_setting *sets, int *count);
159 pmcr_settings(device_t dev, struct cf_setting *sets, int *count) in pmcr_settings() argument
165 if (sets == NULL || count == NULL) in pmcr_settings()
171 memset(sets, CPUFREQ_VAL_UNKNOWN, sizeof(*sets) * npstates); in pmcr_settings()
174 sets[i].freq = pstate_freqs[i]; in pmcr_settings()
175 sets[i].spec[0] = pstate_ids[i]; in pmcr_settings()
176 sets[i].spec[1] = i; in pmcr_settings()
177 sets[i].dev = dev; in pmcr_settings()
H A Dmpc85xx_jog.c75 static int mpc85xx_jog_settings(device_t dev, struct cf_setting *sets, int *count);
216 mpc85xx_jog_settings(device_t dev, struct cf_setting *sets, int *count) in mpc85xx_jog_settings() argument
223 if (sets == NULL || count == NULL) in mpc85xx_jog_settings()
230 memset(sets, CPUFREQ_VAL_UNKNOWN, sizeof(*sets) * sc->high); in mpc85xx_jog_settings()
233 sets[sc->high - i].freq = sysclk * i / MHZ; in mpc85xx_jog_settings()
234 sets[sc->high - i].dev = dev; in mpc85xx_jog_settings()
235 sets[sc->high - i].spec[0] = i; in mpc85xx_jog_settings()
/freebsd-13.1/sys/contrib/device-tree/src/arm64/marvell/
H A Darmada-ap806-quad.dtsi27 i-cache-sets = <256>;
30 d-cache-sets = <256>;
42 i-cache-sets = <256>;
45 d-cache-sets = <256>;
57 i-cache-sets = <256>;
60 d-cache-sets = <256>;
72 i-cache-sets = <256>;
75 d-cache-sets = <256>;
83 cache-sets = <512>;
90 cache-sets = <512>;
H A Darmada-ap807-quad.dtsi27 i-cache-sets = <256>;
30 d-cache-sets = <256>;
42 i-cache-sets = <256>;
45 d-cache-sets = <256>;
57 i-cache-sets = <256>;
60 d-cache-sets = <256>;
72 i-cache-sets = <256>;
75 d-cache-sets = <256>;
83 cache-sets = <512>;
90 cache-sets = <512>;
H A Darmada-ap806-dual.dtsi27 i-cache-sets = <256>;
30 d-cache-sets = <256>;
42 i-cache-sets = <256>;
45 d-cache-sets = <256>;
53 cache-sets = <512>;
/freebsd-13.1/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-am654.dtsi43 i-cache-sets = <256>;
46 d-cache-sets = <128>;
57 i-cache-sets = <256>;
60 d-cache-sets = <128>;
71 i-cache-sets = <256>;
74 d-cache-sets = <128>;
85 i-cache-sets = <256>;
88 d-cache-sets = <128>;
98 cache-sets = <512>;
107 cache-sets = <512>;
/freebsd-13.1/sys/contrib/device-tree/src/riscv/sifive/
H A Dfu540-c000.dtsi29 i-cache-sets = <128>;
43 d-cache-sets = <64>;
45 d-tlb-sets = <1>;
49 i-cache-sets = <64>;
51 i-tlb-sets = <1>;
69 d-tlb-sets = <1>;
75 i-tlb-sets = <1>;
93 d-tlb-sets = <1>;
99 i-tlb-sets = <1>;
117 d-tlb-sets = <1>;
[all …]
/freebsd-13.1/sys/contrib/device-tree/src/arm64/arm/
H A Djuno-r1.dts94 i-cache-sets = <256>;
97 d-cache-sets = <256>;
111 i-cache-sets = <256>;
114 d-cache-sets = <256>;
128 i-cache-sets = <256>;
131 d-cache-sets = <128>;
145 i-cache-sets = <256>;
148 d-cache-sets = <128>;
162 i-cache-sets = <256>;
193 cache-sets = <2048>;
[all …]
H A Djuno.dts93 i-cache-sets = <256>;
96 d-cache-sets = <256>;
111 i-cache-sets = <256>;
114 d-cache-sets = <256>;
129 i-cache-sets = <256>;
132 d-cache-sets = <128>;
147 i-cache-sets = <256>;
150 d-cache-sets = <128>;
165 i-cache-sets = <256>;
198 cache-sets = <2048>;
[all …]
H A Djuno-r2.dts94 i-cache-sets = <256>;
97 d-cache-sets = <256>;
112 i-cache-sets = <256>;
115 d-cache-sets = <256>;
130 i-cache-sets = <256>;
133 d-cache-sets = <128>;
148 i-cache-sets = <256>;
151 d-cache-sets = <128>;
166 i-cache-sets = <256>;
199 cache-sets = <2048>;
[all …]
/freebsd-13.1/lib/libc/regex/
H A Dregfree.c76 if (g->sets != NULL) { in regfree()
78 free(g->sets[i].ranges); in regfree()
79 free(g->sets[i].wides); in regfree()
80 free(g->sets[i].types); in regfree()
82 free((char *)g->sets); in regfree()
/freebsd-13.1/sys/kern/
H A Dkern_cpu.c573 struct cf_setting *sets; in cpufreq_add_levels() local
598 sets = malloc(MAX_SETTINGS * sizeof(*sets), M_TEMP, M_NOWAIT); in cpufreq_add_levels()
599 if (sets == NULL) in cpufreq_add_levels()
619 bcopy(sets, set_arr->sets, set_count * sizeof(*sets)); in cpufreq_add_levels()
628 free(sets, M_TEMP); in cpufreq_add_levels()
753 sets[i].freq); in cpufreq_insert_abs()
1035 struct cf_setting *sets; in cpufreq_settings_sysctl() local
1044 sets = malloc(set_count * sizeof(*sets), M_TEMP, M_NOWAIT); in cpufreq_settings_sysctl()
1045 if (sets == NULL) { in cpufreq_settings_sysctl()
1054 sbuf_printf(&sb, "%d/%d ", sets[i].freq, sets[i].power); in cpufreq_settings_sysctl()
[all …]
/freebsd-13.1/sys/contrib/device-tree/src/arm64/freescale/
H A Dfsl-lx2160a.dtsi36 d-cache-sets = <128>;
39 i-cache-sets = <192>;
53 d-cache-sets = <128>;
56 i-cache-sets = <192>;
70 d-cache-sets = <128>;
73 i-cache-sets = <192>;
87 d-cache-sets = <128>;
90 i-cache-sets = <192>;
104 d-cache-sets = <128>;
107 i-cache-sets = <192>;
[all …]
/freebsd-13.1/crypto/openssl/doc/man3/
H A DEVP_PKEY_CTX_ctrl.pod170 The EVP_PKEY_CTX_set_signature_md() macro sets the message digest type used
211 digest length, B<RSA_PSS_SALTLEN_MAX> sets the salt length to the maximum
220 The EVP_PKEY_CTX_set_rsa_keygen_bits() macro sets the RSA key length for
240 The EVP_PKEY_CTX_set_rsa_oaep_md() macro sets the message digest type used
248 The EVP_PKEY_CTX_set0_rsa_oaep_label() macro sets the RSA OAEP label to
288 The EVP_PKEY_CTX_set_dh_paramgen_type() macro sets the key type for DH
329 The EVP_PKEY_CTX_set0_dh_kdf_oid() macro sets the key derivation function
339 The EVP_PKEY_CTX_set_dh_kdf_md() macro sets the key derivation function
352 The EVP_PKEY_CTX_set0_dh_kdf_ukm() macro sets the user key material to
381 The EVP_PKEY_CTX_set_ecdh_cofactor_mode() macro sets the cofactor mode to
[all …]
/freebsd-13.1/tools/tools/ifinfo/
H A Drfc1650.c86 #define vendor(name, sets) { name, sets, (sizeof sets)/(sizeof sets[0]) } argument
/freebsd-13.1/sys/contrib/device-tree/Bindings/arm/socionext/
H A Dsocionext,uniphier-system-cache.yaml40 cache-sets: true
61 - cache-sets
74 cache-sets = <512>;
87 cache-sets = <512>;
99 cache-sets = <512>;

12345678910>>...24