| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCVSXFMAMutate.cpp | 250 MI.getOperand(0).setSubReg(KilledProdSubReg); in processBlock()
251 MI.getOperand(1).setSubReg(KilledProdSubReg); in processBlock()
252 MI.getOperand(3).setSubReg(AddSubReg); in processBlock()
266 MI.getOperand(2).setSubReg(AddSubReg); in processBlock()
271 MI.getOperand(2).setSubReg(OtherProdSubReg); in processBlock()
|
| H A D | PPCVSXCopy.cpp | 134 SrcMO.setSubReg(PPC::sub_64); in processBlock()
|
| H A D | PPCInstrInfo.cpp | 1211 MI.getOperand(0).setSubReg(SubReg2); in commuteInstructionImpl()
1215 MI.getOperand(2).setSubReg(SubReg1); in commuteInstructionImpl()
1216 MI.getOperand(1).setSubReg(SubReg2); in commuteInstructionImpl()
2749 SubRegsToUpdate[i].first->setSubReg(SubRegsToUpdate[i].second); in optimizeCompareInstr()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | PeepholeOptimizer.cpp | 610 UseMO->setSubReg(0); in INITIALIZE_PASS_DEPENDENCY()
878 MOSrc.setSubReg(NewSubReg); in RewriteCurrentSource()
968 MO.setSubReg(NewSubReg); in RewriteCurrentSource()
1095 MO.setSubReg(NewSubReg); in RewriteCurrentSource()
1261 NewCopy->getOperand(0).setSubReg(Def.SubReg); in rewriteSource()
|
| H A D | RegAllocFast.cpp | 852 MO.setSubReg(0); in allocVirtRegUndef()
1008 MO.setSubReg(0); in setPhysReg()
1268 MO.setSubReg(0); in allocateInstruction()
1371 MO.setSubReg(0); in allocateInstruction()
|
| H A D | TwoAddressInstructionPass.cpp | 1350 SrcMO.setSubReg(0); in collectTiedOperands()
1463 MO.setSubReg(0); in processTiedPairs()
1481 MO.setSubReg(0); in processTiedPairs()
1626 mi->getOperand(0).setSubReg(SubIdx); in runOnMachineFunction()
|
| H A D | TargetInstrInfo.cpp | 229 CommutedMI->getOperand(0).setSubReg(SubReg0); in commuteInstructionImpl()
233 CommutedMI->getOperand(Idx2).setSubReg(SubReg1); in commuteInstructionImpl()
234 CommutedMI->getOperand(Idx1).setSubReg(SubReg2); in commuteInstructionImpl()
|
| H A D | MachineOperand.cpp | 84 setSubReg(SubIdx); in substVirtReg()
93 setSubReg(0); in substPhysReg()
|
| H A D | VirtRegMap.cpp | 611 MO.setSubReg(0); in rewrite()
|
| H A D | MachineSink.cpp | 1078 DbgMO.setSubReg(SrcMO->getSubReg()); in attemptDebugCopyProp()
1483 DbgOp.setSubReg(MI.getOperand(1).getSubReg()); in SalvageUnsunkDebugUsersOfCopy()
|
| H A D | LiveDebugVariables.cpp | 1379 MO.setSubReg(locations[OldLocNo].getSubReg()); in splitLocation()
1565 Loc.setSubReg(0); in rewriteLocations()
|
| H A D | TailDuplicator.cpp | 441 MO.setSubReg(TRI->composeSubRegIndices(MO.getSubReg(), in duplicateInstruction()
|
| H A D | RegisterCoalescer.cpp | 1387 DefMO.setSubReg(0); in reMaterializeTrivialDef()
1448 NewMI.getOperand(0).setSubReg(NewIdx); in reMaterializeTrivialDef()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIPreAllocateWWMRegs.cpp | 135 MO.setSubReg(0); in rewriteRegs()
|
| H A D | SIFoldOperands.cpp | 746 UseMI->getOperand(1).setSubReg(OpToFold.getSubReg()); in foldOperand()
884 UseMI->getOperand(1).setSubReg(OpToFold.getSubReg()); in foldOperand()
|
| H A D | SIPeepholeSDWA.cpp | 248 To.setSubReg(From.getSubReg()); in copyRegOperand()
|
| H A D | SIInstrInfo.cpp | 2104 NonRegOp.setSubReg(SubReg); in swapRegAndNonRegOperand()
2799 UseMI.getOperand(0).setSubReg(0); in FoldImmediate()
2869 Src0->setSubReg(Src1SubReg); in FoldImmediate()
4893 Src0.setSubReg(Src1.getSubReg()); in legalizeOperandsVOP2()
4898 Src1.setSubReg(Src0SubReg); in legalizeOperandsVOP2()
5172 Op.setSubReg(0); in legalizeGenericOperand()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | RDFCopy.cpp | 181 Op.setSubReg(0); in run()
|
| H A D | HexagonBitSimplify.cpp | 380 I->setSubReg(NewSR); in replaceRegWithSub()
399 I->setSubReg(NewSR); in replaceSubWithSub()
1941 ValOp.setSubReg(H.Sub); in genStoreUpperHalf()
|
| H A D | HexagonExpandCondsets.cpp | 926 Op.setSubReg(RN.Sub); in renameInRange()
|
| H A D | HexagonSplitDouble.cpp | 1092 Op.setSubReg(0); in replaceSubregUses()
|
| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | MachineOperand.h | 471 void setSubReg(unsigned subReg) { in setSubReg() function
813 Op.setSubReg(SubReg);
|
| H A D | MachineInstr.h | 1857 MO.setSubReg(0);
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86DomainReassignment.cpp | 512 MO.setSubReg(0); in reassign()
|
| H A D | X86InstructionSelector.cpp | 289 I.getOperand(1).setSubReg(getSubRegIndex(DstRC)); in selectCopy()
766 I.getOperand(1).setSubReg(SubIdx); in selectTruncOrPtrToInt()
|