Home
last modified time | relevance | path

Searched refs:regClass (Results 1 – 3 of 3) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DFLATInstructions.td150 class FLAT_Load_Pseudo <string opName, RegisterClass regClass,
198 def "" : FLAT_Load_Pseudo<opName, regClass, HasTiedInput, 1>,
208 (outs regClass:$vdst),
211 !if(HasTiedOutput, (ins regClass:$vdst_in), (ins))),
236 def "" : FLAT_Store_Pseudo<opName, regClass, 1>,
238 def _SADDR : FLAT_Store_Pseudo<opName, regClass, 1, 1>,
274 class FLAT_Scratch_Load_Pseudo <string opName, RegisterClass regClass,
280 (outs getLdStRegisterOperand<regClass>.ret:$vdst),
338 def "" : FLAT_Scratch_Store_Pseudo<opName, regClass>,
340 def _SADDR : FLAT_Scratch_Store_Pseudo<opName, regClass, 1>,
[all …]
H A DSIWholeQuadMode.cpp1431 const TargetRegisterClass *regClass = in lowerCopyInstrs() local
1434 regClass = TRI->getSubRegClass(regClass, SubReg); in lowerCopyInstrs()
1436 const unsigned MovOp = TII->getMovOpcode(regClass); in lowerCopyInstrs()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.h663 int16_t regClass = Desc.OpInfo[OpNo].RegClass; in getRegNumForOperand() local
664 switch (regClass) { in getRegNumForOperand()