Home
last modified time | relevance | path

Searched refs:isVGPR (Results 1 – 11 of 11) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIRegisterInfo.h229 bool isVGPR(const MachineRegisterInfo &MRI, Register Reg) const;
232 return isVGPR(MRI, Reg) || isAGPR(MRI, Reg); in isVectorRegister()
H A DSIFoldOperands.cpp426 !TII->getRegisterInfo().isVGPR(MRI, OtherOp.getReg())) in tryAddToFoldList()
833 TRI->isVGPR(*MRI, UseMI->getOperand(1).getReg())) in foldOperand()
835 else if (TRI->isVGPR(*MRI, UseMI->getOperand(0).getReg()) && in foldOperand()
1538 if (!ST->hasGFX90AInsts() || !TRI->isVGPR(*MRI, Reg) || in tryFoldRegSequence()
1564 if (!TRI->isVGPR(*MRI, Reg) || !MRI->hasOneNonDBGUse(Reg)) in tryFoldRegSequence()
1638 !TRI->isVGPR(*MRI, PhiIn) || !TRI->isVGPR(*MRI, PhiOut)) in tryFoldLCSSAPhi()
1682 if (DefReg.isPhysical() || !TRI->isVGPR(*MRI, DefReg)) in tryFoldLoad()
H A DSIPreAllocateWWMRegs.cpp95 if (!TRI->isVGPR(*MRI, Reg)) in processDef()
H A DSIShrinkInstructions.cpp490 if (!TRI.isVGPR(MRI, X)) in matchSwap()
517 if (!TRI.isVGPR(MRI, Y)) in matchSwap()
H A DGCNHazardRecognizer.cpp655 if (!Use.isReg() || !TRI->isVGPR(MF.getRegInfo(), Use.getReg())) in checkDPPHazards()
1249 if (!Use.isReg() || !TRI.isVGPR(MF.getRegInfo(), Use.getReg())) in checkMAIHazards908()
1563 if (!Op.isReg() || !TRI.isVGPR(MF.getRegInfo(), Op.getReg())) in checkMAILdStHazards()
H A DSIWholeQuadMode.cpp859 if (TRI->isVGPR(*MRI, Op0.getReg())) { in lowerKillF32()
1430 if (TRI->isVGPR(*MRI, Reg)) { in lowerCopyInstrs()
H A DSIInstrInfo.h742 return MO.isReg() && RI.isVGPR(MRI, MO.getReg());}); in hasVGPRUses()
H A DSIInstrInfo.cpp2778 bool isVGPRCopy = RI.isVGPR(*MRI, DstReg); in FoldImmediate()
3564 if (!Src1->isReg() || !RI.isVGPR(MRI, Src1->getReg())) in canShrink()
3574 if (!Src2->isReg() || !RI.isVGPR(MRI, Src2->getReg()) || in canShrink()
3585 if (Src1 && (!Src1->isReg() || !RI.isVGPR(MRI, Src1->getReg()) || in canShrink()
4816 if (Src0.isReg() && RI.isVGPR(MRI, Src0.getReg())) { in legalizeOperandsVOP2()
4822 if (Src1.isReg() && RI.isVGPR(MRI, Src1.getReg())) { in legalizeOperandsVOP2()
4848 RI.isVGPR(MRI, Src1.getReg())) { in legalizeOperandsVOP2()
H A DSIRegisterInfo.cpp955 unsigned Opc = (IsStore ^ TRI->isVGPR(MRI, Reg)) ? AMDGPU::V_ACCVGPR_WRITE_B32_e64 in spillVGPRtoAGPR()
2320 bool SIRegisterInfo::isVGPR(const MachineRegisterInfo &MRI, in isVGPR() function in SIRegisterInfo
H A DSIPeepholeSDWA.cpp1168 if (!Op.isImm() && !(Op.isReg() && !TRI->isVGPR(*MRI, Op.getReg()))) in legalizeScalarOperands()
H A DSIInsertWaitcnts.cpp607 TRI->isVGPR(*MRI, DefMO.getReg())) { in updateByEvent()