| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | ProcessImplicitDefs.cpp | 70 if (MO.isReg() && MO.isUse() && MO.readsReg()) in canTurnIntoImplicitDef() 110 if (MO.isUse()) in processImplicitDef()
|
| H A D | MachineLoopInfo.cpp | 170 if (MO.isUse()) { in isLoopInvariant() 191 if (!MO.isUse()) in isLoopInvariant()
|
| H A D | TwoAddressInstructionPass.cpp | 255 if (MO.isUse() && DI->second < LastUse) in noUseAfterLastDef() 363 if (!MO.isReg() || !MO.isUse() || MO.getReg() != Reg) in isTwoAddrUse() 960 if (MO.isUse()) { in rescheduleKillAboveMI() 999 if (MO.isUse()) { in rescheduleKillAboveMI() 1261 if (MO.isUse()) { in tryInstructionTransform() 1340 assert(SrcReg && SrcMO.isUse() && "two address instruction invalid"); in collectTiedOperands() 1449 assert(MO.isReg() && MO.getReg() == RegB && MO.isUse() && in processTiedPairs() 1474 if (MO.isReg() && MO.getReg() == RegB && MO.isUse()) { in processTiedPairs() 1514 if (MO.isReg() && MO.getReg() == RegB && MO.isUse()) { in processTiedPairs()
|
| H A D | BreakFalseDeps.cpp | 195 if (!MO.isReg() || !MO.getReg() || !MO.isUse() || !MO.isUndef()) in processDefs() 220 if (MO.isUse()) in processDefs()
|
| H A D | MachineInstr.cpp | 288 if (NewMO->isUse()) { in addOperand() 896 if (getOperand(OpIdx).isUse() && isRegTiedToDefOperand(OpIdx, &DefIdx)) in getRegClassConstraint() 996 if (!MO.isReg() || !MO.isUse()) in findRegisterUseOperandIdx() 1024 if (MO.isUse()) in readsWritesVirtualRegister() 1103 assert(UseMO.isUse() && "UseIdx must be a use operand"); in tieOperands() 1137 if (MO.isUse()) in findTiedOperandIdx() 1142 if (UseMO.isReg() && UseMO.isUse() && UseMO.TiedTo == OpIdx + 1) in findTiedOperandIdx() 1204 if (MO.isReg() && MO.isUse()) in clearKillInfo() 1478 if (!MO.isReg() || MO.isUse()) in allDefsAreDead() 1888 if (!MO.isReg() || !MO.isUse() || MO.isUndef()) in addRegisterKilled() [all …]
|
| H A D | LiveIntervals.cpp | 794 if (MO.isUse()) { in addKillFlags() 868 float LiveIntervals::getSpillWeight(bool isDef, bool isUse, in getSpillWeight() argument 871 return getSpillWeight(isDef, isUse, MBFI, MI.getParent()); in getSpillWeight() 874 float LiveIntervals::getSpillWeight(bool isDef, bool isUse, in getSpillWeight() argument 877 return (isDef + isUse) * MBFI->getBlockFreqRelativeToEntryBlock(MBB); in getSpillWeight() 1022 if (MO.isUse()) { in updateAllRanges() 1121 if (MOP.isReg() && MOP.isUse()) in handleMoveDown() 1422 if (MO->isReg() && !MO->isUse()) in handleMoveUp() 1648 } else if (MO.isUse()) { in repairOldRegInRange()
|
| H A D | CriticalAntiDepBreaker.cpp | 237 if (MO.isUse() && Special) { in PrescanInstruction() 313 if (!MO.isUse()) continue; in ScanInstruction() 622 if (MO.isUse() && TRI->regsOverlap(AntiDepReg, Reg)) { in BreakAntiDependencies()
|
| H A D | DeadMachineInstructionElim.cpp | 180 if (MO.isReg() && MO.isUse()) { in eliminateDeadMI()
|
| H A D | MachineCSE.cpp | 170 if (!MO.isReg() || !MO.isUse()) in INITIALIZE_PASS_DEPENDENCY() 242 if (MO.isUse()) in isPhysDefTriviallyDead() 467 if (MO.isReg() && MO.isUse() && Register::isVirtualRegister(MO.getReg())) { in isProfitableToCSE()
|
| H A D | RegisterScavenging.cpp | 141 if (MO.isUse()) { in determineKillsAndDefs() 191 if (MO.isUse()) { in forward() 531 if (MO.isReg() && MO.getReg() != 0 && !(MO.isUse() && MO.isUndef()) && in scavengeRegister()
|
| H A D | ExpandPostRAPseudos.cpp | 80 (MI->getOperand(2).isReg() && MI->getOperand(2).isUse()) && in LowerSubregToReg()
|
| H A D | MachineSink.cpp | 602 if (!MO.isReg() || !MO.isUse()) in isWorthBreakingCriticalEdge() 905 if (MO.isUse()) { in FindSuccToSinkTo() 917 if (MO.isUse()) continue; in FindSuccToSinkTo() 1441 if (MO.isReg() && MO.isUse()) in SinkInstruction() 1679 } else if (MO.isUse()) { in hasRegisterDependency()
|
| H A D | LiveRangeShrink.cpp | 144 if (MO.isUse()) in runOnMachineFunction()
|
| H A D | LiveIntervalCalc.cpp | 159 if (MO.isUse()) in extendToUses()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | DelaySlotFiller.cpp | 263 if (MO.isUse()) { in delayHasHazard() 304 assert(Reg.isUse() && "CALL first operand is not a use."); in insertCallDefsUses() 311 assert(Operand1.isUse() && "CALLrr second operand is not a use."); in insertCallDefsUses() 332 if (MO.isUse()) { in insertDefsUses()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiDelaySlotFiller.cpp | 215 if (MO.isUse()) { in delayHasHazard() 241 else if (MO.isUse()) in insertDefsUses()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonGenPredicate.cpp | 260 assert(DefI->getOperand(0).isDef() && DefI->getOperand(1).isUse()); in getPredRegFor() 356 if (MO.isReg() && MO.isUse()) in isScalarPred() 377 if (!MO.isReg() || !MO.isUse()) in convertToPredForm()
|
| H A D | HexagonNewValueJump.cpp | 178 (II->getOperand(i).isUse() || II->getOperand(i).isDef())) { in INITIALIZE_PASS_DEPENDENCY() 653 if (!MO.isReg() || !MO.isUse()) in runOnMachineFunction() 660 if (!Op.isReg() || !Op.isUse() || !Op.isKill()) in runOnMachineFunction()
|
| H A D | HexagonSubtarget.cpp | 312 if (MO.isUse() && !MI->isCopy() && in apply() 423 if (MO.isReg() && MO.getReg() && MO.isUse() && MO.getReg() == DReg) { in adjustSchedDependency() 515 if (MO.isReg() && MO.isUse() && MO.getReg() == DepR) { in restoreLatency()
|
| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | LiveIntervals.h | 105 static float getSpillWeight(bool isDef, bool isUse, 110 static float getSpillWeight(bool isDef, bool isUse,
|
| H A D | MachineRegisterInfo.h | 1005 if ((!ReturnUses && op->isUse()) || in defusechain_iterator() 1019 if (Op->isUse()) in advance() 1113 if ((!ReturnUses && op->isUse()) || in defusechain_instr_iterator() 1127 if (Op->isUse()) in advance()
|
| H A D | LiveRegUnits.h | 66 assert(O->isUse() && "Reg operand not a def and not a use"); in accumulateUsedDefed()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86FixupBWInsts.cpp | 266 assert((MO.isDef() || MO.isUse()) && "Expected Def or Use only!"); in getSuperRegDestIfDead() 275 if (MO.isUse() && !TRI->isSubRegisterEq(OrigDestReg, MO.getReg()) && in getSuperRegDestIfDead()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/BPF/ |
| H A D | BPFMIChecking.cpp | 115 if (!MO.isReg() || MO.isUse()) in hasLiveDefs()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyRegColoring.cpp | 70 Weight += LiveIntervals::getSpillWeight(MO.isDef(), MO.isUse(), MBFI, in computeWeight()
|