Home
last modified time | relevance | path

Searched refs:getVectorMinNumElements (Results 1 – 15 of 15) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DValueTypes.h332 unsigned getVectorMinNumElements() const { in getVectorMinNumElements() function
433 unsigned NElts = getVectorMinNumElements(); in isPow2VectorType()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/Support/
H A DMachineValueType.h498 unsigned NElts = getVectorMinNumElements(); in isPow2VectorType()
683 unsigned getVectorMinNumElements() const { in getVectorMinNumElements() function
847 return ElementCount::get(getVectorMinNumElements(), isScalableVector()); in getVectorElementCount()
852 return getVectorMinNumElements(); in getVectorNumElements()
/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorTypes.cpp1282 unsigned VecElems = VecVT.getVectorMinNumElements(); in SplitVecRes_INSERT_SUBVECTOR()
1283 unsigned SubElems = SubVecVT.getVectorMinNumElements(); in SplitVecRes_INSERT_SUBVECTOR()
1284 unsigned LoElems = LoVT.getVectorMinNumElements(); in SplitVecRes_INSERT_SUBVECTOR()
1577 unsigned LoNumElts = Lo.getValueType().getVectorMinNumElements(); in SplitVecRes_INSERT_VECTOR_ELT()
2396 uint64_t LoElts = Lo.getValueType().getVectorMinNumElements(); in SplitVecOp_INSERT_SUBVECTOR()
2422 uint64_t LoElts = Lo.getValueType().getVectorMinNumElements(); in SplitVecOp_EXTRACT_SUBVECTOR()
2426 assert(IdxVal + SubVT.getVectorMinNumElements() <= LoElts && in SplitVecOp_EXTRACT_SUBVECTOR()
2446 uint64_t LoElts = Lo.getValueType().getVectorMinNumElements(); in SplitVecOp_EXTRACT_VECTOR_ELT()
3895 unsigned WidenNumElts = WidenVT.getVectorMinNumElements(); in WidenVecRes_CONCAT_VECTORS()
3896 unsigned NumInElts = InVT.getVectorMinNumElements(); in WidenVecRes_CONCAT_VECTORS()
[all …]
H A DSelectionDAG.cpp4986 assert(VT.getVectorMinNumElements() < in getNode()
4987 Operand.getValueType().getVectorMinNumElements() && in getNode()
5910 VT.getVectorMinNumElements() <= N1VT.getVectorMinNumElements()) && in getNode()
5914 (VT.getVectorMinNumElements() + N2C->getZExtValue()) <= in getNode()
5915 N1VT.getVectorMinNumElements()) && in getNode()
5933 unsigned Factor = VT.getVectorMinNumElements(); in getNode()
6134 VT.getVectorMinNumElements() >= N2VT.getVectorMinNumElements()) && in getNode()
6139 (N2VT.getVectorMinNumElements() + in getNode()
6141 VT.getVectorMinNumElements()) && in getNode()
10237 assert(LoVT.getVectorMinNumElements() + HiVT.getVectorMinNumElements() <= in SplitVector()
[all …]
H A DDAGCombiner.cpp12048 unsigned DstElts = N0.getValueType().getVectorMinNumElements(); in visitSIGN_EXTEND_INREG()
12049 unsigned SrcElts = N00.getValueType().getVectorMinNumElements(); in visitSIGN_EXTEND_INREG()
20124 N->getOperand(0).getValueType().getVectorMinNumElements(); in visitCONCAT_VECTORS()
20172 (IndexC->getZExtValue() % SubVT.getVectorMinNumElements()) == 0) { in getSubVectorSrc()
20173 uint64_t SubIdx = IndexC->getZExtValue() / SubVT.getVectorMinNumElements(); in getSubVectorSrc()
20366 unsigned NumElts = VT.getVectorMinNumElements(); in narrowExtractedVectorLoad()
20434 unsigned SrcNumElts = SrcVT.getVectorMinNumElements(); in visitEXTRACT_SUBVECTOR()
20435 unsigned DestNumElts = V.getValueType().getVectorMinNumElements(); in visitEXTRACT_SUBVECTOR()
20481 unsigned ExtNumElts = NVT.getVectorMinNumElements(); in visitEXTRACT_SUBVECTOR()
20488 unsigned ConcatSrcNumElts = ConcatSrcVT.getVectorMinNumElements(); in visitEXTRACT_SUBVECTOR()
[all …]
H A DTargetLowering.cpp7811 unsigned NElts = VecVT.getVectorMinNumElements(); in clampDynamicVectorIndex()
8817 if (TrailingElts > VT.getVectorMinNumElements()) { in expandVectorSplice()
H A DSelectionDAGBuilder.cpp748 unsigned IntermediateNumElts = IntermediateVT.getVectorMinNumElements(); in getCopyToPartsVector()
11098 unsigned NumElts = VT.getVectorMinNumElements(); in visitVectorReverse()
H A DLegalizeIntegerTypes.cpp5001 unsigned OpNumElts = Op.getValueType().getVectorMinNumElements(); in PromoteIntOp_CONCAT_VECTORS()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp3920 if (VecVT.getVectorMinNumElements() >= 8 && in lowerINSERT_SUBVECTOR()
3921 SubVecVT.getVectorMinNumElements() >= 8) { in lowerINSERT_SUBVECTOR()
3923 assert(VecVT.getVectorMinNumElements() % 8 == 0 && in lowerINSERT_SUBVECTOR()
3924 SubVecVT.getVectorMinNumElements() % 8 == 0 && in lowerINSERT_SUBVECTOR()
4029 VL = DAG.getConstant(SubVecVT.getVectorMinNumElements(), DL, XLenVT); in lowerINSERT_SUBVECTOR()
4068 if (VecVT.getVectorMinNumElements() >= 8 && in lowerEXTRACT_SUBVECTOR()
4069 SubVecVT.getVectorMinNumElements() >= 8) { in lowerEXTRACT_SUBVECTOR()
4071 assert(VecVT.getVectorMinNumElements() % 8 == 0 && in lowerEXTRACT_SUBVECTOR()
4072 SubVecVT.getVectorMinNumElements() % 8 == 0 && in lowerEXTRACT_SUBVECTOR()
4245 DAG.getIntPtrConstant(LoVT.getVectorMinNumElements(), DL)); in lowerVECTOR_REVERSE()
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/utils/TableGen/
H A DIntrinsicEmitter.cpp381 switch (VVT.getVectorMinNumElements()) { in EncodeFixedType()
H A DCodeGenDAGPatterns.cpp633 return B.getVectorMinNumElements() < P.getVectorMinNumElements(); in EnforceVectorSubVectorTypeIs()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64TargetTransformInfo.cpp896 DstTyL.first * DstTyL.second.getVectorMinNumElements(); in isWideningInstruction()
898 SrcTyL.first * SrcTyL.second.getVectorMinNumElements(); in isWideningInstruction()
H A DAArch64ISelLowering.cpp173 switch (VT.getVectorMinNumElements()) { in getPromotedVTForPredicate()
7490 if (Idx.sge(-1) && Idx.slt(Ty.getVectorMinNumElements())) in LowerVECTOR_SPLICE()
10555 } else if (Idx == InVT.getVectorMinNumElements()) { in LowerINSERT_SUBVECTOR()
14287 unsigned NumElts = N.getValueType().getVectorMinNumElements(); in isAllActivePredicate()
14294 if (N.getValueType().getVectorMinNumElements() < NumElts) in isAllActivePredicate()
14303 return N.getValueType().getVectorMinNumElements() >= NumElts; in isAllActivePredicate()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp2140 unsigned VecLen = VT.getVectorMinNumElements(); in getPreferredVectorAction()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp16005 128 / AVT.getVectorMinNumElements())), in PerformVECREDUCE_ADDCombine()