| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyFrameLowering.cpp | 175 return MF.getSubtarget<WebAssemblySubtarget>().hasAddr64() in getSPReg() 181 return MF.getSubtarget<WebAssemblySubtarget>().hasAddr64() in getFPReg() 188 return MF.getSubtarget<WebAssemblySubtarget>().hasAddr64() in getOpcConst() 194 return MF.getSubtarget<WebAssemblySubtarget>().hasAddr64() in getOpcAdd() 200 return MF.getSubtarget<WebAssemblySubtarget>().hasAddr64() in getOpcSub() 206 return MF.getSubtarget<WebAssemblySubtarget>().hasAddr64() in getOpcAnd() 213 return MF.getSubtarget<WebAssemblySubtarget>().hasAddr64() in getOpcGlobGet() 220 return MF.getSubtarget<WebAssemblySubtarget>().hasAddr64() in getOpcGlobSet() 244 auto &ST = MF.getSubtarget<WebAssemblySubtarget>(); in eliminateCallFramePseudoInstr() 265 auto &ST = MF.getSubtarget<WebAssemblySubtarget>(); in emitPrologue() [all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64RegisterInfo.cpp | 87 if (MF->getSubtarget<AArch64Subtarget>().isTargetDarwin()) in getCalleeSavedRegs() 92 if (MF->getSubtarget<AArch64Subtarget>().isTargetWindows()) in getCalleeSavedRegs() 98 if (MF->getSubtarget<AArch64Subtarget>().getTargetLowering() in getCalleeSavedRegs() 201 if (MF.getSubtarget<AArch64Subtarget>() in getDarwinCallPreservedMask() 256 if (MF.getSubtarget<AArch64Subtarget>().isTargetLinux()) in getCustomEHPadPreservedMask() 305 if (MF.getSubtarget<AArch64Subtarget>().isTargetDarwin()) in getThisReturnPreservedMask() 399 if (MF.getSubtarget<AArch64Subtarget>().hasSVE()) { in hasBasePointer() 448 assert((!MF.getSubtarget<AArch64Subtarget>().hasSVE() || in useFPForScavengingIndex() 555 MF.getSubtarget<AArch64Subtarget>().getInstrInfo(); in materializeFrameBaseRegister() 583 MF->getSubtarget<AArch64Subtarget>().getInstrInfo(); in resolveFrameIndex() [all …]
|
| H A D | AArch64SLSHardening.cpp | 96 ST = &MF.getSubtarget<AArch64Subtarget>(); in runOnMachineFunction() 97 TII = MF.getSubtarget().getInstrInfo(); in runOnMachineFunction() 98 TRI = MF.getSubtarget().getRegisterInfo(); in runOnMachineFunction() 189 ComdatThunks &= !MF.getSubtarget<AArch64Subtarget>().hardenSlsNoComdat(); in mayUseThunk() 192 return MF.getSubtarget<AArch64Subtarget>().hardenSlsBlr(); in mayUseThunk() 220 MF.getSubtarget<AArch64Subtarget>().getInstrInfo(); in populateThunk() 240 insertSpeculationBarrier(&MF.getSubtarget<AArch64Subtarget>(), *Entry, in populateThunk()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsRegisterInfo.cpp | 49 MipsABIInfo ABI = MF.getSubtarget<MipsSubtarget>().getABI(); in getPointerRegClass() 75 const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering(); in getRegPressureLimit() 94 const MipsSubtarget &Subtarget = MF->getSubtarget<MipsSubtarget>(); in getCalleeSavedRegs() 126 const MipsSubtarget &Subtarget = MF.getSubtarget<MipsSubtarget>(); in getCallPreservedMask() 160 const MipsSubtarget &Subtarget = MF.getSubtarget<MipsSubtarget>(); in getReservedRegs() 276 const MipsSubtarget &Subtarget = MF.getSubtarget<MipsSubtarget>(); in getFrameRegister() 299 const MipsSubtarget &Subtarget = MF.getSubtarget<MipsSubtarget>(); in canRealignStack()
|
| H A D | MipsMachineFunction.cpp | 32 auto &STI = static_cast<const MipsSubtarget &>(MF.getSubtarget()); in getGlobalBaseRegClass() 69 const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo(); in initGlobalBaseReg() 150 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createEhDataRegsFI() 168 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createISRRegFI() 195 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in getMoveF64ViaSpillFI()
|
| H A D | MipsSERegisterInfo.cpp | 110 ->getSubtarget<MipsSubtarget>(); in getLoadStoreOffsetSizeInBits() 157 static_cast<const MipsRegisterInfo *>(MF.getSubtarget().getRegisterInfo()); in eliminateFI() 228 MBB.getParent()->getSubtarget().getInstrInfo()); in eliminateFI() 244 MBB.getParent()->getSubtarget().getInstrInfo()); in eliminateFI()
|
| H A D | Mips16RegisterInfo.cpp | 61 const TargetInstrInfo &TII = *MBB.getParent()->getSubtarget().getInstrInfo(); in saveScavengerRegister() 102 const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering(); in eliminateFI() 136 *static_cast<const Mips16InstrInfo *>(MF.getSubtarget().getInstrInfo()); in eliminateFI()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SILowerSGPRSpills.cpp | 80 const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo(); in insertCSRSaves() 81 const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering(); in insertCSRSaves() 82 const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo(); in insertCSRSaves() 120 const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo(); in insertCSRRestores() 121 const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering(); in insertCSRRestores() 122 const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo(); in insertCSRRestores() 195 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in spillCalleeSavedRegs() 288 const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>(); in runOnMachineFunction()
|
| H A D | GCNIterativeScheduler.cpp | 94 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in printRegions() 118 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in printSchedRP() 302 dbgs(), &MF.getSubtarget<GCNSubtarget>()); in schedule() 404 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in scheduleRegion() 419 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in sortRegionsByPressure() 436 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in tryMaximizeOccupancy() 473 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in scheduleLegacyMaxOccupancy() 527 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in scheduleMinReg() 561 const auto &ST = MF.getSubtarget<GCNSubtarget>(); in scheduleILP()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | PrologEpilogInserter.cpp | 214 const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo(); in runOnMachineFunction() 215 const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering(); in runOnMachineFunction() 310 const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo(); in calculateCallFrameInfo() 406 const TargetFrameLowering *TFI = F.getSubtarget().getFrameLowering(); in assignCalleeSavedSpillSlots() 544 const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo(); in insertCSRSaves() 546 const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo(); in insertCSRSaves() 571 const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo(); in insertCSRRestores() 573 const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo(); in insertCSRRestores() 1154 const auto &ST = MF.getSubtarget(); in replaceFrameIndices() 1198 assert(MF.getSubtarget().getRegisterInfo() && in replaceFrameIndices() [all …]
|
| H A D | TargetFrameLoweringImpl.cpp | 48 const TargetRegisterInfo *RI = MF.getSubtarget().getRegisterInfo(); in getFrameIndexReference() 67 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in getCalleeSaves() 81 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in determineCalleeSaves() 162 const TargetRegisterInfo *RI = MF.getSubtarget().getRegisterInfo(); in getDwarfFrameBase()
|
| H A D | RegUsageInfoCollector.cpp | 103 const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo(); in runOnMachineFunction() 175 MF.getSubtarget().getFrameLowering()->isProfitableForNoCSROpt(F)) { in runOnMachineFunction() 197 const TargetFrameLowering &TFI = *MF.getSubtarget().getFrameLowering(); in computeCalleeSavedRegs() 198 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in computeCalleeSavedRegs()
|
| H A D | MachineFrameInfo.cpp | 116 const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo(); in getPristineRegs() 138 const TargetFrameLowering *TFI = MF.getSubtarget().getFrameLowering(); in estimateStackSize() 139 const TargetRegisterInfo *RegInfo = MF.getSubtarget().getRegisterInfo(); in estimateStackSize() 188 const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo(); in computeMaxCallFrameSize() 215 const TargetFrameLowering *FI = MF.getSubtarget().getFrameLowering(); in print()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZRegisterInfo.cpp | 79 const SystemZSubtarget &Subtarget = MF.getSubtarget<SystemZSubtarget>(); in getRegAllocationHints() 198 const SystemZSubtarget &Subtarget = MF->getSubtarget<SystemZSubtarget>(); in getCalleeSavedRegs() 204 if (MF->getSubtarget().getTargetLowering()->supportSwiftError() && in getCalleeSavedRegs() 220 const SystemZSubtarget &Subtarget = MF.getSubtarget<SystemZSubtarget>(); in getCallPreservedMask() 226 if (MF.getSubtarget().getTargetLowering()->supportSwiftError() && in getCallPreservedMask() 239 const SystemZSubtarget *Subtarget = &MF->getSubtarget<SystemZSubtarget>(); in getCalleeSavedRegs() 249 const SystemZSubtarget *Subtarget = &MF.getSubtarget<SystemZSubtarget>(); in getCallPreservedMask() 258 const SystemZSubtarget *Subtarget = &MF.getSubtarget<SystemZSubtarget>(); in getReservedRegs() 290 static_cast<const SystemZInstrInfo *>(MF.getSubtarget().getInstrInfo()); in eliminateFrameIndex() 323 MF.getSubtarget<SystemZSubtarget>().hasVector()) { in eliminateFrameIndex() [all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/XCore/ |
| H A D | XCoreMachineFunctionInfo.cpp | 39 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createLRSpillSlot() 57 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createFPSpillSlot() 70 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createEHSpillSlot()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseRegisterInfo.cpp | 64 const ARMSubtarget &STI = MF->getSubtarget<ARMSubtarget>(); in getCalleeSavedRegs() 127 const ARMSubtarget &STI = MF.getSubtarget<ARMSubtarget>(); in getCallPreservedMask() 154 assert(MF.getSubtarget<ARMSubtarget>().isTargetDarwin() && in getTLSCallPreservedMask() 161 const ARMSubtarget &STI = MF.getSubtarget<ARMSubtarget>(); in getSjLjDispatchPreservedMask() 171 const ARMSubtarget &STI = MF.getSubtarget<ARMSubtarget>(); in getThisReturnPreservedMask() 195 const ARMSubtarget &STI = MF.getSubtarget<ARMSubtarget>(); in getReservedRegs() 236 const ARMSubtarget &STI = MF.getSubtarget<ARMSubtarget>(); in isInlineAsmReadOnlyReg() 264 if (MF.getSubtarget<ARMSubtarget>().hasNEON()) in getLargestLegalSuperClass() 288 const ARMSubtarget &STI = MF.getSubtarget<ARMSubtarget>(); in getRegPressureLimit() 443 const ARMSubtarget &STI = MF.getSubtarget<ARMSubtarget>(); in canRealignStack() [all …]
|
| H A D | ThumbRegisterInfo.cpp | 45 if (!MF.getSubtarget<ARMSubtarget>().isThumb1Only()) in getLargestLegalSuperClass() 56 if (!MF.getSubtarget<ARMSubtarget>().isThumb1Only()) in getPointerRegClass() 68 const ARMSubtarget &STI = MF.getSubtarget<ARMSubtarget>(); in emitThumb1LoadConstPool() 88 const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo(); in emitThumb2LoadConstPool() 108 const ARMSubtarget &STI = MF.getSubtarget<ARMSubtarget>(); in emitLoadConstPool() 129 const ARMSubtarget &ST = MF.getSubtarget<ARMSubtarget>(); in emitThumbRegPlusImmInReg() 364 assert(MBB.getParent()->getSubtarget<ARMSubtarget>().isThumb1Only() && in rewriteFrameIndex() 432 const ARMSubtarget &STI = MF.getSubtarget<ARMSubtarget>(); in resolveFrameIndex() 455 const ARMSubtarget &STI = MF.getSubtarget<ARMSubtarget>(); in eliminateFrameIndex() 567 if (MF.getSubtarget<ARMSubtarget>().isThumb1Only()) { in useFPForScavengingIndex()
|
| H A D | ARMMachineFunctionInfo.cpp | 17 : isThumb(MF.getSubtarget<ARMSubtarget>().isThumb()), in ARMFunctionInfo() 18 hasThumb2(MF.getSubtarget<ARMSubtarget>().hasThumb2()), in ARMFunctionInfo()
|
| H A D | ARMTargetMachine.cpp | 344 const ARMSubtarget &ST = C->MF->getSubtarget<ARMSubtarget>(); in createMachineScheduler() 354 const ARMSubtarget &ST = C->MF->getSubtarget<ARMSubtarget>(); in createPostMachineScheduler() 415 const auto &ST = this->TM->getSubtarget<ARMSubtarget>(F); in addIRPasses() 536 return this->TM->getSubtarget<ARMSubtarget>(F).hasMinSize() || in addPreSched2() 537 this->TM->getSubtarget<ARMSubtarget>(F).restrictIT(); in addPreSched2() 541 return !MF.getSubtarget<ARMSubtarget>().isThumb1Only(); in addPreSched2() 563 return MF.getSubtarget<ARMSubtarget>().isThumb2(); in addPreEmitPass()
|
| H A D | ARMSLSHardening.cpp | 95 ST = &MF.getSubtarget<ARMSubtarget>(); in runOnMachineFunction() 96 TII = MF.getSubtarget().getInstrInfo(); in runOnMachineFunction() 168 ComdatThunks &= !MF.getSubtarget<ARMSubtarget>().hardenSlsNoComdat(); in mayUseThunk() 171 return MF.getSubtarget<ARMSubtarget>().hardenSlsBlr(); in mayUseThunk() 199 const TargetInstrInfo *TII = MF.getSubtarget<ARMSubtarget>().getInstrInfo(); in populateThunk() 220 insertSpeculationBarrier(&MF.getSubtarget<ARMSubtarget>(), *Entry, in populateThunk()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCRegisterInfo.cpp | 164 const PPCSubtarget &Subtarget = MF->getSubtarget<PPCSubtarget>(); in getCalleeSavedRegs() 235 const PPCSubtarget &Subtarget = MF.getSubtarget<PPCSubtarget>(); in getCallPreservedMask() 289 const PPCSubtarget &Subtarget = MF.getSubtarget<PPCSubtarget>(); in getReservedRegs() 377 const PPCSubtarget &Subtarget = MF.getSubtarget<PPCSubtarget>(); in requiresFrameIndexScavenging() 444 const PPCSubtarget &Subtarget = MF.getSubtarget<PPCSubtarget>(); in requiresVirtualBaseRegisters() 455 const PPCSubtarget &Subtarget = MF.getSubtarget<PPCSubtarget>(); in isCallerPreservedPhysReg() 578 const PPCSubtarget &Subtarget = MF.getSubtarget<PPCSubtarget>(); in getLargestLegalSuperClass() 640 const PPCSubtarget &Subtarget = MF.getSubtarget<PPCSubtarget>(); in lowerDynamicAlloc() 700 const PPCSubtarget &Subtarget = MF.getSubtarget<PPCSubtarget>(); in prepareDynamicAlloca() 786 const PPCSubtarget &Subtarget = MF.getSubtarget<PPCSubtarget>(); in lowerPrepareProbedAlloca() [all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | LeonPasses.cpp | 40 Subtarget = &MF.getSubtarget<SparcSubtarget>(); in runOnMachineFunction() 77 Subtarget = &MF.getSubtarget<SparcSubtarget>(); in runOnMachineFunction() 127 Subtarget = &MF.getSubtarget<SparcSubtarget>(); in runOnMachineFunction()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86IndirectThunks.cpp | 64 const auto &STI = MF.getSubtarget<X86Subtarget>(); in mayUseThunk() 76 return MF.getSubtarget<X86Subtarget>().useLVIControlFlowIntegrity(); in mayUseThunk() 94 const TargetInstrInfo *TII = MF.getSubtarget<X86Subtarget>().getInstrInfo(); in populateThunk() 201 const TargetInstrInfo *TII = MF.getSubtarget<X86Subtarget>().getInstrInfo(); in populateThunk()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/MSP430/ |
| H A D | MSP430FrameLowering.cpp | 46 *static_cast<const MSP430InstrInfo *>(MF.getSubtarget().getInstrInfo()); in emitPrologue() 111 *static_cast<const MSP430InstrInfo *>(MF.getSubtarget().getInstrInfo()); in emitEpilogue() 189 const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo(); in spillCalleeSavedRegisters() 213 const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo(); in restoreCalleeSavedRegisters() 225 *static_cast<const MSP430InstrInfo *>(MF.getSubtarget().getInstrInfo()); in eliminateCallFramePseudoInstr()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64CallLowering.cpp | 231 Subtarget(MIRBuilder.getMF().getSubtarget<AArch64Subtarget>()) {} in OutgoingArgHandler() 508 const auto &ST = MF.getSubtarget<AArch64Subtarget>(); in fallBackToDAGISel() 556 auto &Subtarget = MF.getSubtarget<AArch64Subtarget>(); in lowerFormalArguments() 591 auto &Subtarget = MF.getSubtarget<AArch64Subtarget>(); in lowerFormalArguments() 663 auto TRI = MF.getSubtarget<AArch64Subtarget>().getRegisterInfo(); in doCallerAndCalleePassArgsTheSameWay() 666 if (MF.getSubtarget<AArch64Subtarget>().hasCustomCallingConv()) { in doCallerAndCalleePassArgsTheSameWay() 686 const AArch64Subtarget &Subtarget = MF.getSubtarget<AArch64Subtarget>(); in areCalleeOutgoingArgsTailCallable() 713 auto TRI = MF.getSubtarget<AArch64Subtarget>().getRegisterInfo(); in areCalleeOutgoingArgsTailCallable() 915 const AArch64Subtarget &Subtarget = MF.getSubtarget<AArch64Subtarget>(); in lowerTailCall() 1025 *MF.getSubtarget().getRegBankInfo(), *MIB, in lowerTailCall() [all …]
|