| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonDepOperands.td | 18 defm s6_0ImmPred : ImmOpPred<[{ return isShiftedInt<6, 0>(N->getSExtValue());}]>; 21 defm s32_0ImmPred : ImmOpPred<[{ return isShiftedInt<32, 0>(N->getSExtValue());}]>; 24 defm u10_0ImmPred : ImmOpPred<[{ return isShiftedUInt<10, 0>(N->getSExtValue());}]>; 27 defm u32_0ImmPred : ImmOpPred<[{ return isShiftedUInt<32, 0>(N->getSExtValue());}]>; 30 defm m32_0ImmPred : ImmOpPred<[{ return isShiftedInt<32, 0>(N->getSExtValue());}]>; 33 defm b13_2ImmPred : ImmOpPred<[{ return isShiftedInt<13, 2>(N->getSExtValue());}]>; 54 defm s3_0ImmPred : ImmOpPred<[{ return isShiftedInt<3, 0>(N->getSExtValue());}]>; 57 defm s4_0ImmPred : ImmOpPred<[{ return isShiftedInt<4, 0>(N->getSExtValue());}]>; 60 defm s4_1ImmPred : ImmOpPred<[{ return isShiftedInt<4, 1>(N->getSExtValue());}]>; 63 defm s4_2ImmPred : ImmOpPred<[{ return isShiftedInt<4, 2>(N->getSExtValue());}]>; [all …]
|
| H A D | HexagonOperands.td | 13 def s8_0Imm64Pred : PatLeaf<(i64 imm), [{ return isInt<8>(N->getSExtValue()); }]>; 19 int64_t v = (int64_t)N->getSExtValue(); 23 int64_t v = (int64_t)N->getSExtValue();
|
| H A D | HexagonOptimizeSZextends.cpp | 112 if (!(C && C->getSExtValue() == 16)) in runOnFunction() 123 if (!(C && C->getSExtValue() == 16)) in runOnFunction()
|
| H A D | HexagonIntrinsics.td | 112 int64_t V = N->getSExtValue(); 150 int32_t V = N->getSExtValue(); 155 int32_t V = N->getSExtValue(); 245 int64_t v = (int64_t)(64 - N->getSExtValue()); 250 int64_t v = (int64_t)(128 - N->getSExtValue()); 255 int32_t Imm = N->getSExtValue(); 260 int32_t Imm = N->getSExtValue();
|
| H A D | HexagonISelDAGToDAG.cpp | 70 int32_t Inc = cast<ConstantSDNode>(Offset.getNode())->getSExtValue(); in SelectIndexedLoad() 579 int32_t ShlConst = cast<ConstantSDNode>(Shl_1)->getSExtValue(); in SelectSHL() 586 int32_t ValConst = C->getSExtValue() << ShlConst; in SelectSHL() 602 if (C1->getSExtValue() != 0 || Sub_1.getOpcode() != ISD::SHL) in SelectSHL() 607 int32_t ValConst = 1 << (ShlConst + C2->getSExtValue()); in SelectSHL() 722 unsigned Opc = (cast<ConstantSDNode>(N)->getSExtValue() != 0) in SelectConstant() 820 int Mask = -cast<ConstantSDNode>(A.getNode())->getSExtValue(); in SelectVAlignAddr() 1600 int64_t V = CN->getSExtValue(); in isPositiveHalfWord() 1710 cast<ConstantSDNode>(L.Value)->getSExtValue() == 1) in push() 1713 cast<ConstantSDNode>(L.Value)->getSExtValue() == 0) in push() [all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiISelDAGToDAG.cpp | 96 return isInt<21>(CN.getSExtValue()) && ((CN.getSExtValue() & 0x3) == 0); in canBeRepresentedAsSls() 108 int32_t Imm = CN->getSExtValue(); in selectAddrSls() 129 if (isInt<16>(CN->getSExtValue())) { in selectAddrRiSpls() 130 int16_t Imm = CN->getSExtValue(); in selectAddrRiSpls() 142 if (isInt<10>(CN->getSExtValue())) { in selectAddrRiSpls() 143 int16_t Imm = CN->getSExtValue(); in selectAddrRiSpls() 173 if ((RiMode && isInt<16>(CN->getSExtValue())) || in selectAddrRiSpls() 174 (!RiMode && isInt<10>(CN->getSExtValue()))) { in selectAddrRiSpls() 185 Offset = CurDAG->getTargetConstant(CN->getSExtValue(), DL, MVT::i32); in selectAddrRiSpls() 228 if (isInt<16>(CN->getSExtValue())) in selectAddrRr()
|
| H A D | LanaiTargetTransformInfo.h | 57 if (isInt<16>(Imm.getSExtValue())) in getIntImmCost() 61 if (isInt<32>(Imm.getSExtValue())) { in getIntImmCost() 62 if ((Imm.getSExtValue() & 0xFFFF) == 0) in getIntImmCost()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
| H A D | LowerSwitch.cpp | 203 uint64_t Range = Leaf.High->getSExtValue() - Leaf.Low->getSExtValue(); in NewLeafBlock() 236 NumMergedCases = UpperBound->getSExtValue() - LowerBound->getSExtValue(); in SwitchConvert() 267 int64_t GapLow = LHS.back().High->getSExtValue() + 1; in SwitchConvert() 268 int64_t GapHigh = NewLowerBound->getSExtValue() - 1; in SwitchConvert() 275 << NewUpperBound->getSExtValue() << "]\n" in SwitchConvert() 276 << "RHS Bounds ==> [" << NewLowerBound->getSExtValue() in SwitchConvert() 277 << ", " << UpperBound->getSExtValue() << "]\n"); in SwitchConvert() 322 int64_t nextValue = J->Low->getSExtValue(); in Clusterify() 323 int64_t currentValue = I->High->getSExtValue(); in Clusterify() 430 int64_t Low = I.Low->getSExtValue(); in ProcessSwitchInst() [all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARC/ |
| H A D | ARCISelDAGToDAG.cpp | 106 int32_t RHSC = RHS->getSExtValue(); in SelectAddrModeS9() 135 int32_t RHSC = RHS->getSExtValue(); in SelectAddrModeFar() 158 (CN->getSExtValue() % 4 == 0 && CN->getSExtValue() >= 0)) { in SelectFrameADDR_ri() 162 CurDAG->getTargetConstant(CN->getSExtValue(), SDLoc(Addr), MVT::i32); in SelectFrameADDR_ri()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGAddressAnalysis.cpp | 191 Offset += C->getSExtValue(); in matchLSNode() 196 Offset -= C->getSExtValue(); in matchLSNode() 208 Offset += C->getSExtValue(); in matchLSNode() 215 Offset += C->getSExtValue(); in matchLSNode() 226 auto Off = C->getSExtValue(); in matchLSNode() 269 Offset += cast<ConstantSDNode>(Index->getOperand(1))->getSExtValue(); in matchLSNode()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | ConstraintElimination.cpp | 53 return {{CI->getSExtValue(), nullptr}}; in decompose() 66 {std::pow(int64_t(2), CI->getSExtValue()), Op1}}; in decompose() 68 return {{CI->getSExtValue(), nullptr}, in decompose() 76 return {{CI->getSExtValue(), nullptr}, {1, GEP->getPointerOperand()}}; in decompose() 83 {std::pow(int64_t(2), CI->getSExtValue()), Op0}}; in decompose() 86 Result = {{CI->getSExtValue(), nullptr}, in decompose() 103 return {{CI->getSExtValue(), nullptr}, {1, Op0}}; in decompose() 108 return {{-1 * CI->getSExtValue(), nullptr}, {1, Op0}}; in decompose()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64GlobalISelUtils.cpp | 30 return RegOrConstant(ValAndVReg->Value.getSExtValue()); in getAArch64VectorSplat() 72 if (!Zero || Zero->Value.getSExtValue() != 0) in tryEmitBZero() 83 if (Size->Value.getSExtValue() <= 256) in tryEmitBZero()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VEISelDAGToDAG.cpp | 102 return N->getSExtValue(); in getImmVal() 231 if (isInt<32>(CN->getSExtValue())) { in selectADDRzii() 262 if (isInt<32>(CN->getSExtValue())) { in selectADDRzi() 314 if (isInt<32>(CN->getSExtValue())) { in matchADDRri()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/DebugInfo/PDB/Native/ |
| H A D | NativeSymbolEnumerator.cpp | 84 int64_t N = Record.Value.getSExtValue(); in getValue() 123 return Variant{Record.Value.getSExtValue()}; in getValue()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZOperands.td | 365 return isInt<8>(N->getSExtValue()); 379 return isInt<16>(N->getSExtValue()); 383 return isInt<16>(-N->getSExtValue()); 400 return isInt<32>(-N->getSExtValue()); 476 return isInt<8>(N->getSExtValue()); 480 return isUInt<8>(N->getSExtValue()); 484 return isInt<16>(N->getSExtValue()); 488 return isInt<16>(-N->getSExtValue()); 496 return isInt<32>(N->getSExtValue()); 500 return isInt<32>(-N->getSExtValue()); [all …]
|
| H A D | SystemZTargetTransformInfo.cpp | 51 if (isInt<32>(Imm.getSExtValue())) in getIntImmCost() 97 if (isInt<16>(Imm.getSExtValue())) in getIntImmCostInst() 104 if (isInt<32>(Imm.getSExtValue())) in getIntImmCostInst() 118 if (isUInt<32>(-Imm.getSExtValue())) in getIntImmCostInst() 125 if (isInt<32>(Imm.getSExtValue())) in getIntImmCostInst() 212 if (isUInt<32>(-Imm.getSExtValue())) in getIntImmCostIntrin() 220 if (isInt<32>(Imm.getSExtValue())) in getIntImmCostIntrin() 225 if ((Idx < 2) || (Imm.getBitWidth() <= 64 && isInt<64>(Imm.getSExtValue()))) in getIntImmCostIntrin() 230 if ((Idx < 4) || (Imm.getBitWidth() <= 64 && isInt<64>(Imm.getSExtValue()))) in getIntImmCostIntrin()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/XCore/ |
| H A D | XCoreISelDAGToDAG.cpp | 99 && (CN->getSExtValue() % 4 == 0 && CN->getSExtValue() >= 0)) { in SelectADDRspii() 102 Offset = CurDAG->getTargetConstant(CN->getSExtValue(), SDLoc(Addr), in SelectADDRspii()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/BPF/ |
| H A D | BPFISelDAGToDAG.cpp | 116 if (isInt<16>(CN->getSExtValue())) { in SelectAddr() 123 Offset = CurDAG->getTargetConstant(CN->getSExtValue(), DL, MVT::i64); in SelectAddr() 143 if (isInt<16>(CN->getSExtValue())) { in SelectFIAddr() 150 Offset = CurDAG->getTargetConstant(CN->getSExtValue(), DL, MVT::i64); in SelectFIAddr()
|
| H A D | BPFTargetTransformInfo.h | 41 if (Imm.getBitWidth() <= 64 && isInt<32>(Imm.getSExtValue())) in getIntImmCost()
|
| /freebsd-13.1/contrib/llvm-project/clang/lib/StaticAnalyzer/Checkers/ |
| H A D | UndefResultChecker.cpp | 145 OS << '\'' << I->getSExtValue() << "\', which is"; in checkPostStmt() 163 << LHS->getSExtValue() << "\' by \'" << RHS->getZExtValue() in checkPostStmt()
|
| H A D | MmapWriteExecChecker.cpp | 52 int64_t Prot = ProtLoc->getValue().getSExtValue(); in checkPreCall()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMAddressingModes.h | 669 int32_t Exp = (Imm.lshr(10).getSExtValue() & 0x1f) - 15; // -14 to 15 in getFP16Imm() 707 int32_t Exp = (Imm.lshr(23).getSExtValue() & 0xff) - 127; // -126 to 127 in getFP32Imm() 735 int64_t Exp = (Imm.lshr(52).getSExtValue() & 0x7ff) - 1023; // -1022 to 1023 in getFP64Imm()
|
| /freebsd-13.1/contrib/llvm-project/clang/lib/AST/Interp/ |
| H A D | ByteCodeExprGen.cpp | 398 return this->emitConstSint8(Value.getSExtValue(), E); in emitConst() 402 return this->emitConstSint16(Value.getSExtValue(), E); in emitConst() 406 return this->emitConstSint32(Value.getSExtValue(), E); in emitConst() 410 return this->emitConstSint64(Value.getSExtValue(), E); in emitConst()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | LoadStoreVectorizer.cpp | 426 cast<ConstantInt>(OtherInstrB->getOperand(1))->getSExtValue(); in checkIfSafeAddSequence() 428 IdxDiff.getSExtValue() == CstVal) in checkIfSafeAddSequence() 436 cast<ConstantInt>(OtherInstrA->getOperand(1))->getSExtValue(); in checkIfSafeAddSequence() 438 IdxDiff.getSExtValue() == -CstVal) in checkIfSafeAddSequence() 451 cast<ConstantInt>(OtherInstrA->getOperand(1))->getSExtValue(); in checkIfSafeAddSequence() 453 cast<ConstantInt>(OtherInstrB->getOperand(1))->getSExtValue(); in checkIfSafeAddSequence() 455 IdxDiff.getSExtValue() == (CstValB - CstValA)) in checkIfSafeAddSequence() 521 IdxDiff.sle(cast<ConstantInt>(OpB->getOperand(1))->getSExtValue()) && in lookThroughComplexAddresses()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | InstructionSelector.cpp | 41 return VRegVal->Value.getSExtValue() == Value; in isOperandImmEqual()
|