Home
last modified time | relevance | path

Searched refs:getNamedOperand (Results 1 – 24 of 24) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIPeepholeSDWA.cpp346 TII->getNamedOperand(MI, AMDGPU::OpName::src0_modifiers); in convertToSDWA()
350 Src = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in convertToSDWA()
364 TII->getNamedOperand(MI, AMDGPU::OpName::dst_unused); in convertToSDWA()
720 OrSDWA = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in matchSDWAOperand()
899 .add(*TII->getNamedOperand(MI, AMDGPU::OpName::vdst)) in pseudoOpConvertToVOP2()
900 .add(*TII->getNamedOperand(MI, AMDGPU::OpName::src0)) in pseudoOpConvertToVOP2()
901 .add(*TII->getNamedOperand(MI, AMDGPU::OpName::src1)) in pseudoOpConvertToVOP2()
908 .add(*TII->getNamedOperand(MISucc, AMDGPU::OpName::vdst)) in pseudoOpConvertToVOP2()
909 .add(*TII->getNamedOperand(MISucc, AMDGPU::OpName::src0)) in pseudoOpConvertToVOP2()
910 .add(*TII->getNamedOperand(MISucc, AMDGPU::OpName::src1)) in pseudoOpConvertToVOP2()
[all …]
H A DGCNDPPCombine.cpp201 auto *Dst = TII->getNamedOperand(OrigMI, AMDGPU::OpName::vdst); in createDPPInst()
226 if (auto *Mod0 = TII->getNamedOperand(OrigMI, in createDPPInst()
238 auto *Src0 = TII->getNamedOperand(MovMI, AMDGPU::OpName::src0); in createDPPInst()
249 if (auto *Mod1 = TII->getNamedOperand(OrigMI, in createDPPInst()
352 auto *Src1 = TII->getNamedOperand(OrigMI, AMDGPU::OpName::src1); in createDPPInst()
362 auto MovDst = TII->getNamedOperand(MovMI, AMDGPU::OpName::vdst); in createDPPInst()
376 auto *Imm = TII->getNamedOperand(MI, OpndName); in hasNoImmOrEqual()
389 auto *DstOpnd = TII->getNamedOperand(MovMI, AMDGPU::OpName::vdst); in combineDPPMov()
424 auto *OldOpnd = TII->getNamedOperand(MovMI, AMDGPU::OpName::old); in combineDPPMov()
425 auto *SrcOpnd = TII->getNamedOperand(MovMI, AMDGPU::OpName::src0); in combineDPPMov()
[all …]
H A DSILoadStoreOptimizer.cpp292 TII.getNamedOperand(MI, AMDGPU::OpName::dmask)->getImm(); in getOpcodeWidth()
1154 TII->getNamedOperand(*CI.I, AMDGPU::OpName::addr); in mergeWrite2Pair()
1156 TII->getNamedOperand(*CI.I, AMDGPU::OpName::data0); in mergeWrite2Pair()
1158 TII->getNamedOperand(*Paired.I, AMDGPU::OpName::data0); in mergeWrite2Pair()
1290 .add(*TII->getNamedOperand(*CI.I, AMDGPU::OpName::sbase)) in mergeSBufferLoadImmPair()
1348 MIB.add(*TII->getNamedOperand(*CI.I, AMDGPU::OpName::srsrc)) in mergeBufferLoadPair()
1643 MIB.add(*TII->getNamedOperand(*CI.I, AMDGPU::OpName::srsrc)) in mergeBufferStorePair()
1736 auto Base = TII->getNamedOperand(MI, AMDGPU::OpName::vaddr); in updateBaseAndOffset()
1802 Src0 = TII->getNamedOperand(*BaseHiDef, AMDGPU::OpName::src0); in processBaseWithConstOffset()
1803 Src1 = TII->getNamedOperand(*BaseHiDef, AMDGPU::OpName::src1); in processBaseWithConstOffset()
[all …]
H A DSIOptimizeExecMaskingPreRA.cpp155 MachineOperand *Op1 = TII->getNamedOperand(*Cmp, AMDGPU::OpName::src0); in optimizeVcndVcmpPair()
156 MachineOperand *Op2 = TII->getNamedOperand(*Cmp, AMDGPU::OpName::src1); in optimizeVcndVcmpPair()
171 Op1 = TII->getNamedOperand(*Sel, AMDGPU::OpName::src0); in optimizeVcndVcmpPair()
172 Op2 = TII->getNamedOperand(*Sel, AMDGPU::OpName::src1); in optimizeVcndVcmpPair()
173 MachineOperand *CC = TII->getNamedOperand(*Sel, AMDGPU::OpName::src2); in optimizeVcndVcmpPair()
H A DSIInstrInfo.cpp261 BaseOp = getNamedOperand(LdSt, AMDGPU::OpName::addr); in getMemOperandsWithOffsetWidth()
282 getNamedOperand(LdSt, AMDGPU::OpName::offset0); in getMemOperandsWithOffsetWidth()
284 getNamedOperand(LdSt, AMDGPU::OpName::offset1); in getMemOperandsWithOffsetWidth()
327 BaseOp = getNamedOperand(LdSt, AMDGPU::OpName::vaddr); in getMemOperandsWithOffsetWidth()
331 getNamedOperand(LdSt, AMDGPU::OpName::offset); in getMemOperandsWithOffsetWidth()
334 getNamedOperand(LdSt, AMDGPU::OpName::soffset); in getMemOperandsWithOffsetWidth()
368 BaseOp = getNamedOperand(LdSt, AMDGPU::OpName::sbase); in getMemOperandsWithOffsetWidth()
382 BaseOp = getNamedOperand(LdSt, AMDGPU::OpName::vaddr); in getMemOperandsWithOffsetWidth()
385 BaseOp = getNamedOperand(LdSt, AMDGPU::OpName::saddr); in getMemOperandsWithOffsetWidth()
3140 getNamedOperand(MI, AMDGPU::OpName::src0_modifiers); in convertToThreeAddress()
[all …]
H A DSIFoldOperands.cpp653 if (TII->getNamedOperand(*UseMI, AMDGPU::OpName::srsrc)->getReg() != in foldOperand()
660 *TII->getNamedOperand(*UseMI, AMDGPU::OpName::soffset); in foldOperand()
1159 MachineOperand *Src0 = TII->getNamedOperand(MI, AMDGPU::OpName::src0); in tryFoldCndMask()
1160 MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in tryFoldCndMask()
1335 if (!TII->getNamedOperand(MI, AMDGPU::OpName::clamp)->getImm()) in isClamp()
1339 const MachineOperand *Src0 = TII->getNamedOperand(MI, AMDGPU::OpName::src0); in isClamp()
1340 const MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in isClamp()
1352 = TII->getNamedOperand(MI, AMDGPU::OpName::src0_modifiers)->getImm(); in isClamp()
1354 = TII->getNamedOperand(MI, AMDGPU::OpName::src1_modifiers)->getImm(); in isClamp()
1381 MachineOperand *DefClamp = TII->getNamedOperand(*Def, AMDGPU::OpName::clamp); in tryFoldClamp()
[all …]
H A DSIRegisterInfo.cpp750 TII->getNamedOperand(MI, IsFlat ? AMDGPU::OpName::saddr in resolveFrameIndex()
989 .add(*TII->getNamedOperand(*MI, AMDGPU::OpName::srsrc)) in buildMUBUFOffsetLoadStore()
990 .add(*TII->getNamedOperand(*MI, AMDGPU::OpName::soffset)) in buildMUBUFOffsetLoadStore()
997 const MachineOperand *VDataIn = TII->getNamedOperand(*MI, in buildMUBUFOffsetLoadStore()
1626 const MachineOperand *VData = TII->getNamedOperand(*MI, in eliminateFrameIndex()
1636 TII->getNamedOperand(*MI, AMDGPU::OpName::offset)->getImm(), in eliminateFrameIndex()
1662 const MachineOperand *VData = TII->getNamedOperand(*MI, in eliminateFrameIndex()
1672 TII->getNamedOperand(*MI, AMDGPU::OpName::offset)->getImm(), in eliminateFrameIndex()
1697 TII->getNamedOperand(*MI, AMDGPU::OpName::offset); in eliminateFrameIndex()
1707 assert(!TII->getNamedOperand(*MI, AMDGPU::OpName::vaddr) && in eliminateFrameIndex()
[all …]
H A DAMDGPUMacroFusion.cpp46 const MachineOperand *Src2 = TII.getNamedOperand(SecondMI, in shouldScheduleAdjacent()
H A DGCNHazardRecognizer.cpp146 const MachineOperand *RegOp = TII->getNamedOperand(RegInstr, in getHWReg()
734 TII->getNamedOperand(MI, AMDGPU::OpName::soffset); in createsVALUHazard()
835 TII->getNamedOperand(*RWLane, AMDGPU::OpName::src1); in checkRWLaneHazards()
900 auto *Src0 = TII->getNamedOperand(*MI, AMDGPU::OpName::src0); in fixVcmpxPermlaneHazards()
978 const MachineOperand *SDST = TII->getNamedOperand(*MI, SDSTName); in fixSMEMtoVectorWriteHazards()
1059 if (TII->getNamedOperand(MI, AMDGPU::OpName::sdst)) in fixVcmpxExecWARHazard()
1172 const auto *Offset = TII->getNamedOperand(*MI, AMDGPU::OpName::offset); in checkNSAtoVMEMHazard()
1370 Register Reg = TII.getNamedOperand(MI, AMDGPU::OpName::src2)->getReg(); in checkMAIHazards908()
1794 TII.getNamedOperand(MI, AMDGPU::OpName::src2); in checkMAIVALUHazards()
H A DSIModeRegister.cpp241 unsigned Dst = TII->getNamedOperand(MI, AMDGPU::OpName::simm16)->getImm(); in processBlockPhase1()
263 unsigned Val = TII->getNamedOperand(MI, AMDGPU::OpName::imm)->getImm(); in processBlockPhase1()
H A DAMDGPUExportClustering.cpp35 unsigned Imm = TII->getNamedOperand(*MI, AMDGPU::OpName::tgt)->getImm(); in isPositionExport()
H A DSIShrinkInstructions.cpp763 TII->getNamedOperand(MI, AMDGPU::OpName::src2); in runOnMachineFunction()
776 const MachineOperand *SDst = TII->getNamedOperand(MI, in runOnMachineFunction()
780 const MachineOperand *Src2 = TII->getNamedOperand(MI, in runOnMachineFunction()
H A DSIInsertWaitcnts.cpp626 MachineOperand *MO = TII->getNamedOperand(Inst, AMDGPU::OpName::data); in updateByEvent()
845 TII->getNamedOperand(*II, AMDGPU::OpName::simm16)->getImm(); in applyPreexistingWaitcnt()
885 TII->getNamedOperand(*WaitcntVsCntInstr, AMDGPU::OpName::simm16) in applyPreexistingWaitcnt()
888 TII->getNamedOperand(*WaitcntVsCntInstr, AMDGPU::OpName::simm16) in applyPreexistingWaitcnt()
1348 unsigned Imm = TII->getNamedOperand(Inst, AMDGPU::OpName::tgt)->getImm(); in updateEventWaitcntAfter()
H A DSIInstrInfo.h976 MachineOperand *getNamedOperand(MachineInstr &MI, unsigned OperandName) const;
979 const MachineOperand *getNamedOperand(const MachineInstr &MI, in getNamedOperand() function
981 return getNamedOperand(const_cast<MachineInstr &>(MI), OpName); in getNamedOperand()
H A DSILowerSGPRSpills.cpp345 int FI = TII->getNamedOperand(MI, AMDGPU::OpName::addr)->getIndex(); in runOnMachineFunction()
H A DSIPreEmitPeephole.cpp227 MachineOperand *Idx = TII->getNamedOperand(MI, AMDGPU::OpName::src0); in optimizeSetGPR()
H A DAMDGPUResourceUsageAnalysis.cpp430 TII->getNamedOperand(MI, AMDGPU::OpName::callee); in analyzeResourceUsage()
H A DSILowerControlFlow.cpp565 = TII->getNamedOperand(*Next, AMDGPU::OpName::src1)->getReg(); in optimizeEndCf()
H A DSIFixSGPRCopies.cpp311 TII->getNamedOperand(*MoveImm, AMDGPU::OpName::src0); in isSafeToFoldImmIntoCopy()
H A DSIISelLowering.cpp3497 if (MachineOperand *Src = TII->getNamedOperand(MI, AMDGPU::OpName::data0)) in emitGWSMemViolTestLoop()
3655 const MachineOperand *Idx = TII->getNamedOperand(MI, AMDGPU::OpName::idx); in loadM0FromVGPR()
3698 const MachineOperand *Idx = TII->getNamedOperand(MI, AMDGPU::OpName::idx); in setM0ToIndexFromSGPR()
3718 const MachineOperand *Idx = TII->getNamedOperand(MI, AMDGPU::OpName::idx); in getIndirectSGPRIdx()
3739 const MachineOperand *Idx = TII->getNamedOperand(MI, AMDGPU::OpName::idx); in emitIndirectSrc()
3741 int Offset = TII->getNamedOperand(MI, AMDGPU::OpName::offset)->getImm(); in emitIndirectSrc()
3828 int Offset = TII->getNamedOperand(MI, AMDGPU::OpName::offset)->getImm(); in emitIndirectDst()
4272 MachineOperand *Op = TII->getNamedOperand(MI, AMDGPU::OpName::data0); in EmitInstrWithCustomInserter()
11234 MachineOperand *TFE = TII->getNamedOperand(MI, AMDGPU::OpName::tfe); in AddIMGInit()
11235 MachineOperand *LWE = TII->getNamedOperand(MI, AMDGPU::OpName::lwe); in AddIMGInit()
[all …]
H A DSIMemoryLegalizer.cpp771 MachineOperand *CPol = TII->getNamedOperand(*MI, AMDGPU::OpName::cpol); in enableNamedBit()
H A DSIFrameLowering.cpp1172 TII->getNamedOperand(MI, AMDGPU::OpName::vdata)->getReg(); in processFunctionBeforeFrameFinalized()
/freebsd-13.1/contrib/llvm-project/clang/lib/AST/
H A DStmt.cpp570 int GCCAsmStmt::getNamedOperand(StringRef SymbolicName) const { in getNamedOperand() function in GCCAsmStmt
746 int N = getNamedOperand(SymbolicName); in AnalyzeAsmString()
/freebsd-13.1/contrib/llvm-project/clang/include/clang/AST/
H A DStmt.h3178 int getNamedOperand(StringRef SymbolicName) const;