Home
last modified time | relevance | path

Searched refs:getCPU (Results 1 – 25 of 26) sorted by relevance

12

/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRTargetMachine.cpp31 static StringRef getCPU(StringRef CPU) { in getCPU() function
49 : LLVMTargetMachine(T, AVRDataLayout, TT, getCPU(CPU), FS, Options, in AVRTargetMachine()
52 SubTarget(TT, std::string(getCPU(CPU)), std::string(FS), *this) { in AVRTargetMachine()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCTargetDesc.cpp413 auto Existing = ArchSubtarget.find(std::string(STI->getCPU())); in getArchSubtarget()
520 if (STI->getCPU().contains("t")) { in addArchSubtarget()
523 STI->getCPU().substr(0, STI->getCPU().size() - 1), FS); in addArchSubtarget()
525 ArchSubtarget[std::string(STI->getCPU())] = in addArchSubtarget()
543 auto F = ElfFlags.find(STI.getCPU()); in GetELFFlags()
H A DHexagonMCDuplexInfo.cpp640 if (STI.getCPU().equals_insensitive("hexagonv5") || in isOrderedDuplexPair()
641 STI.getCPU().equals_insensitive("hexagonv55") || in isOrderedDuplexPair()
642 STI.getCPU().equals_insensitive("hexagonv60")) { in isOrderedDuplexPair()
H A DHexagonAsmBackend.cpp779 StringRef CPUString = Hexagon_MC::selectHexagonCPU(STI.getCPU()); in createHexagonAsmBackend()
/freebsd-13.1/contrib/llvm-project/llvm/tools/llvm-mca/
H A DPipelinePrinter.cpp49 json::Object SimParameters({{"-mcpu", STI.getCPU()}, in getJSONSimulationParameters()
84 StringRef MCPU = STI.getCPU(); in getJSONTargetInfo()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/
H A DAMDGPUBaseInfo.cpp417 auto Version = getIsaVersion(STI.getCPU()); in toString()
429 Processor = STI.getCPU().str(); in toString()
592 IsaVersion Version = getIsaVersion(STI->getCPU()); in getSGPRAllocGranule()
605 IsaVersion Version = getIsaVersion(STI->getCPU()); in getTotalNumSGPRs()
615 IsaVersion Version = getIsaVersion(STI->getCPU()); in getAddressableNumSGPRs()
626 IsaVersion Version = getIsaVersion(STI->getCPU()); in getMinNumSGPRs()
645 IsaVersion Version = getIsaVersion(STI->getCPU()); in getMaxNumSGPRs()
663 IsaVersion Version = getIsaVersion(STI->getCPU()); in getNumExtraSGPRs()
766 IsaVersion Version = getIsaVersion(STI->getCPU()); in initDefaultAMDKernelCodeT()
802 IsaVersion Version = getIsaVersion(STI->getCPU()); in getDefaultAmdhsaKernelDescriptor()
/freebsd-13.1/contrib/llvm-project/clang/lib/Basic/Targets/
H A DMips.h174 const std::string &getCPU() const { return CPU; } in getCPU() function
180 CPU = getCPU(); in initFeatureMap()
H A DMips.cpp62 return llvm::StringSwitch<unsigned>(getCPU()) in getISARev()
/freebsd-13.1/contrib/llvm-project/llvm/lib/MC/MCDisassembler/
H A DDisassembler.cpp174 if (DC->getCPU().empty()) in getItineraryLatency()
179 InstrItineraryData IID = STI->getInstrItineraryForCPU(DC->getCPU()); in getItineraryLatency()
H A DDisassembler.h118 StringRef getCPU() const { return CPU; } in getCPU() function
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMTargetStreamer.cpp120 if (STI.getCPU() == "xscale") in getArchForCPU()
165 const StringRef CPUString = STI.getCPU(); in emitTargetAttributes()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/ExecutionEngine/Orc/
H A DJITTargetMachineBuilder.h83 const std::string &getCPU() const { return CPU; } in getCPU() function
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsAsmBackend.cpp589 STI.getCPU(), Options); in createMipsAsmBackend()
590 return new MipsAsmBackend(T, MRI, STI.getTargetTriple(), STI.getCPU(), in createMipsAsmBackend()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/
H A DAMDGPUTargetStreamer.cpp308 IsaVersion IVersion = getIsaVersion(STI.getCPU()); in EmitAmdhsaKernelDescriptor()
540 return getElfMach(STI.getCPU()); in getEFlagsR600()
600 EFlagsV3 |= getElfMach(STI.getCPU()); in getEFlagsV3()
616 EFlagsV4 |= getElfMach(STI.getCPU()); in getEFlagsV4()
H A DAMDGPUInstPrinter.cpp1392 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(STI.getCPU()); in printWaitFlag()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCSubtargetInfo.h108 StringRef getCPU() const { return CPU; } in getCPU() function
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64SIMDInstrOpt.cpp222 std::string Subtarget = std::string(SchedModel.getSubtargetInfo()->getCPU()); in shouldReplaceInst()
293 std::string(SchedModel.getSubtargetInfo()->getCPU()); in shouldExitEarly()
/freebsd-13.1/cddl/contrib/opensolaris/cmd/dtrace/test/cmd/jdtrace/
H A DJDTrace.java231 out.printf("%3s %-41s ", data.getCPU(), in consumeProbeData()
240 data.getCPU(), probe.getID(), in consumeProbeData()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUMCInstLower.cpp283 if (!MI->isPseudo() && STI.isCPUStringValid(STI.getCPU()) && in emitInstruction()
H A DAMDGPUAsmPrinter.cpp138 IsaVersion Version = getIsaVersion(getGlobalSTI()->getCPU()); in emitStartOfAsmFile()
822 if (getIsaVersion(getGlobalSTI()->getCPU()).Major >= 10) { in getSIProgramInfo()
H A DSIMemoryLegalizer.cpp765 IV = getIsaVersion(ST.getCPU()); in SICacheControl()
H A DSIInsertWaitcnts.cpp1580 IV = AMDGPU::getIsaVersion(ST->getCPU()); in runOnMachineFunction()
H A DGCNHazardRecognizer.cpp977 const AMDGPU::IsaVersion IV = AMDGPU::getIsaVersion(ST.getCPU()); in fixSMEMtoVectorWriteHazards()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/
H A DAMDGPUAsmParser.cpp1293 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(getSTI().getCPU()); in AMDGPUAsmParser()
2691 if (AMDGPU::getIsaVersion(getSTI().getCPU()).Major < 6) in updateGprCountSymbols()
4490 IsaVersion Version = getIsaVersion(getSTI().getCPU()); in calculateGPRBlocks()
4538 IsaVersion IVersion = getIsaVersion(getSTI().getCPU()); in ParseDirectiveAMDHSAKernel()
4871 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(getSTI().getCPU()); in ParseDirectiveHSACodeObjectISA()
6025 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(getSTI().getCPU()); in parseCnt()
6061 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(getSTI().getCPU()); in parseSWaitCntOps()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86MCInstLower.cpp1349 (Subtarget->getCPU().empty() || Subtarget->getCPU() == "pentium3")) { in LowerPATCHABLE_OP()

12