Home
last modified time | relevance | path

Searched refs:dmar_write4 (Results 1 – 5 of 5) sorted by relevance

/freebsd-13.1/sys/x86/iommu/
H A Dintel_fault.c120 dmar_write4(unit, DMAR_FSTS_REG, clear); in dmar_fault_intr_clear()
147 dmar_write4(unit, frir + 12, DMAR_FRCD2_F32); in dmar_fault_intr()
179 dmar_write4(unit, DMAR_FSTS_REG, DMAR_FSTS_PFO); in dmar_fault_intr()
256 dmar_write4(unit, frir + 12, DMAR_FRCD2_F32); in dmar_clear_faults()
259 dmar_write4(unit, DMAR_FSTS_REG, fsts); in dmar_clear_faults()
318 dmar_write4(unit, DMAR_FECTL_REG, fectl); in dmar_enable_fault_intr()
328 dmar_write4(unit, DMAR_FECTL_REG, fectl | DMAR_FECTL_IM); in dmar_disable_fault_intr()
H A Dintel_qi.c80 dmar_write4(unit, DMAR_GCMD_REG, unit->hw_gcmd); in dmar_enable_qi()
93 dmar_write4(unit, DMAR_GCMD_REG, unit->hw_gcmd); in dmar_disable_qi()
104 dmar_write4(unit, DMAR_IQT_REG, unit->inv_queue_tail); in dmar_qi_advance_tail()
362 dmar_write4(unit, DMAR_ICS_REG, ics); in dmar_qi_task()
416 dmar_write4(unit, DMAR_ICS_REG, ics); in dmar_init_qi()
464 dmar_write4(unit, DMAR_IECTL_REG, iectl); in dmar_enable_qi_intr()
476 dmar_write4(unit, DMAR_IECTL_REG, iectl | DMAR_IECTL_IM); in dmar_disable_qi_intr()
H A Dintel_utils.c415 dmar_write4(unit, DMAR_GCMD_REG, unit->hw_gcmd | DMAR_GCMD_SRTP); in dmar_load_root_entry_ptr()
486 dmar_write4(unit, DMAR_GCMD_REG, unit->hw_gcmd | DMAR_GCMD_WBF); in dmar_flush_write_bufs()
499 dmar_write4(unit, DMAR_GCMD_REG, unit->hw_gcmd); in dmar_enable_translation()
512 dmar_write4(unit, DMAR_GCMD_REG, unit->hw_gcmd); in dmar_disable_translation()
534 dmar_write4(unit, DMAR_GCMD_REG, unit->hw_gcmd | DMAR_GCMD_SIRTP); in dmar_load_irt_ptr()
548 dmar_write4(unit, DMAR_GCMD_REG, unit->hw_gcmd); in dmar_enable_ir()
561 dmar_write4(unit, DMAR_GCMD_REG, unit->hw_gcmd); in dmar_disable_ir()
H A Dintel_drv.c320 dmar_write4(unit, dmd->msi_data_reg, msi_data); in dmar_alloc_irq()
321 dmar_write4(unit, dmd->msi_addr_reg, msi_addr); in dmar_alloc_irq()
323 dmar_write4(unit, dmd->msi_uaddr_reg, msi_addr >> 32); in dmar_alloc_irq()
360 dmar_write4(unit, dmd->msi_data_reg, msi_data); in dmar_remap_intr()
361 dmar_write4(unit, dmd->msi_addr_reg, msi_addr); in dmar_remap_intr()
362 dmar_write4(unit, dmd->msi_uaddr_reg, msi_addr >> 32); in dmar_remap_intr()
H A Dintel_dmar.h322 dmar_write4(const struct dmar_unit *unit, int reg, uint32_t val) in dmar_write4() function