Home
last modified time | relevance | path

Searched refs:cycle (Results 1 – 25 of 274) sorted by relevance

1234567891011

/freebsd-13.1/contrib/bmake/unit-tests/
H A Ddotwait.mk5 TESTS= simple recursive shared cycle
58 cycle: cycle.1.99 .WAIT cycle.2.99
59 cycle.2.99: cycle.2.98 _ECHOUSE
60 cycle.2.98: cycle.2.97 _ECHOUSE
61 cycle.2.97: cycle.2.99 _ECHOUSE
/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/
H A DScoreboardHazardRecognizer.cpp118 int cycle = Stalls; in getHazardType() local
135 int StageCycle = cycle + (int)i; in getHazardType()
166 cycle += IS->getNextCycles(); in getHazardType()
185 unsigned cycle = 0; in EmitInstruction() local
194 assert(((cycle + i) < RequiredScoreboard.getDepth()) && in EmitInstruction()
201 freeUnits &= ~ReservedScoreboard[cycle + i]; in EmitInstruction()
205 freeUnits &= ~RequiredScoreboard[cycle + i]; in EmitInstruction()
217 RequiredScoreboard[cycle + i] |= freeUnit; in EmitInstruction()
219 ReservedScoreboard[cycle + i] |= freeUnit; in EmitInstruction()
223 cycle += IS->getNextCycles(); in EmitInstruction()
/freebsd-13.1/usr.bin/gprof/
H A Dgprof.callg31 its membership in a cycle, if any.
58 parent's membership in a cycle, if any.
84 membership in a cycle, if any.
92 children) in the same cycle as the function. If
93 the function (or child) is a member of a cycle,
96 cycle as a whole.
103 cycle listings:
104 the cycle as a whole is listed with the same
106 the members of the cycle, and their contributions
107 to the time and call counts of the cycle.
H A Darcs.c360 int cycle; in cyclelink() local
388 cycle = 0; in cyclelink()
393 cycle += 1; in cyclelink()
394 cyclenlp = &cyclenl[cycle]; in cyclelink()
407 cyclenlp -> cycleno = cycle; /* internal number of cycle on */ in cyclelink()
416 printf( " is the head of cycle %d\n" , cycle ); in cyclelink()
423 memberp -> cycleno = cycle; in cyclelink()
435 if ( arcp -> arc_parentp -> cycleno == cycle ) { in cyclelink()
764 int cycle; in cycletime() local
768 for ( cycle = 1 ; cycle <= ncycle ; cycle += 1 ) { in cycletime()
[all …]
/freebsd-13.1/sys/contrib/device-tree/Bindings/input/
H A Dpwm-vibrator.txt4 strength increases based on the duty cycle of the enable PWM channel
5 (100% duty cycle meaning strongest vibration, 0% meaning no vibration).
8 driven at fixed duty cycle. If available this is can be used to increase
18 - direction-duty-cycle-ns: Duty cycle of the direction PWM channel in
64 direction-duty-cycle-ns = <1000000000>;
/freebsd-13.1/sys/contrib/device-tree/Bindings/regulator/
H A Dpwm-regulator.txt7 predefined voltage <=> duty-cycle values must be
10 Intermediary duty-cycle values which would normally
19 appropriate duty-cycle values. This allows for a much
22 assumption that a %50 duty-cycle value will cause the
35 Second cell is duty-cycle in percent (%)
38 - pwm-dutycycle-unit: Integer value encoding the duty cycle unit. If not
46 Duty cycle values are expressed in pwm-dutycycle-unit.
71 * Inverted PWM logic, and the duty cycle range is limited
/freebsd-13.1/sys/contrib/device-tree/Bindings/spi/
H A Drenesas,sh-msiof.yaml104 - 50 # 0.5-clock-cycle delay
105 - 100 # 1-clock-cycle delay
106 - 150 # 1.5-clock-cycle delay
107 - 200 # 2-clock-cycle delay
114 - 50 # 0.5-clock-cycle delay
115 - 100 # 1-clock-cycle delay
116 - 150 # 1.5-clock-cycle delay
117 - 200 # 2-clock-cycle delay
118 - 300 # 3-clock-cycle delay
/freebsd-13.1/sys/contrib/device-tree/Bindings/mtd/
H A Dgpmc-nor.txt21 - gpmc,access-ns: Start cycle to first data capture (read access)
22 - gpmc,rd-cycle-ns: Total read cycle time
23 - gpmc,wr-cycle-ns: Total write cycle time
70 gpmc,rd-cycle-ns = <186>;
71 gpmc,wr-cycle-ns = <186>;
/freebsd-13.1/sys/contrib/octeon-sdk/
H A Dcvmx-clock.h111 uint64_t cycle; in cvmx_clock_get_count()
112 CVMX_RDHWR(cycle, 31); in cvmx_clock_get_count()
113 return(cycle); in cvmx_clock_get_count()
/freebsd-13.1/contrib/ncurses/menu/
H A Dm_global.c390 bool cycle = (menu->opt & O_NONCYCLIC) ? FALSE : TRUE; in _nc_Link_Items() local
408 (cycle ? menu->items[(Last_in_Row >= Number_Of_Items) ? in _nc_Link_Items()
417 (cycle ? menu->items[row * Number_Of_Columns] : in _nc_Link_Items()
424 (cycle ? menu->items[(Last_in_Column >= Number_Of_Items) ? in _nc_Link_Items()
432 (cycle ? menu->items[(row + 1) < menu->rows ? in _nc_Link_Items()
456 (cycle ? (Last_in_Column >= Number_Of_Items) ? in _nc_Link_Items()
464 (cycle ? menu->items[row] : (ITEM *) 0); in _nc_Link_Items()
470 (cycle ? in _nc_Link_Items()
481 (cycle ? in _nc_Link_Items()
/freebsd-13.1/sys/contrib/device-tree/Bindings/net/
H A Dgpmc-eth.txt36 - gpmc,access-ns: Start cycle to first data capture (read access)
37 - gpmc,rd-cycle-ns: Total read cycle time
38 - gpmc,wr-cycle-ns: Total write cycle time
78 gpmc,rd-cycle-ns = <186>;
79 gpmc,wr-cycle-ns = <186>;
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCScheduleP7.td46 // Each LSU pipeline can complete a load or store in one cycle.
51 // FX loads have a two cycle load-to-use latency (so one "bubble" cycle).
52 // VSU loads have a three cycle load-to-use latency (so two "bubble" cycle).
54 // Frequent FX ops. take only one cycle and results can be used again in the
55 // next cycle (there is a self-bypass). Getting results from the other FX
56 // pipeline takes an additional cycle.
61 // (either to a float or XC op). prevents dispatch in that cycle to VS2 of any
69 // share the same write-back, and have a 5-cycle latency difference, so the
387 let IssueWidth = 6; // 4 (non-branch) instructions are dispatched per cycle.
390 // cycle (from all queues) is 8.
H A DPPCScheduleP9.td162 // Each execution and branch slice can receive up to two iops per cycle
193 // However, the ALU unit is only ever busy for 1 cycle at a time and may
194 // receive new instructions each cycle.
325 // Three cycle permute operations.
332 // Stores are listed as having a single cycle of latency. This is not
333 // completely accurate since it takes more than 1 cycle to actually store
335 // considered complete after one cycle.
385 // 2 or 5 cycle latencies for the branch unit.
394 // 6 cycle latency for the crypto unit
/freebsd-13.1/sys/contrib/device-tree/src/arm/
H A Domap3430-sdp.dts73 gpmc,rd-cycle-ns = <186>;
74 gpmc,wr-cycle-ns = <186>;
123 gpmc,rd-cycle-ns = <72>;
124 gpmc,wr-cycle-ns = <72>;
169 gpmc,rd-cycle-ns = <108>;
170 gpmc,wr-cycle-ns = <96>;
/freebsd-13.1/sys/contrib/device-tree/Bindings/memory-controllers/
H A Dmvebu-devbus.txt40 cycle from a slow device.
53 ALE[0] to the cycle that the first read data is sampled
57 - devbus,acc-next-ps: Defines the time delay between the cycle that
58 samples data N and the cycle that samples data N+1
64 DEV_OEn and DEV_CSn are asserted at the same cycle.
73 DEV_OEn and DEV_CSn are de-asserted at the same cycle
74 (the cycle of the last data sample).
76 DEV_OEn is always de-asserted the next cycle after
85 - devbus,ale-wr-ps: Defines the time delay from the ALE[0] negation cycle
/freebsd-13.1/sys/contrib/device-tree/Bindings/leds/backlight/
H A Dpwm-backlight.txt19 0 will do. The actual brightness level (PWM duty cycle)
21 cycle (darkest/off), while the last value in the array
22 represents a 100% duty cycle (brightest).
27 resolution pwm duty cycle can be used without
H A Dpwm-backlight.yaml46 level (PWM duty cycle) will be interpolated from these values. 0 means a
47 0% duty cycle (darkest/off), while the last value in the array represents
48 a 100% duty cycle (brightest).
60 table. This way a high resolution pwm duty cycle can be used without
/freebsd-13.1/sys/dev/pwm/
H A Dpwmbus_if.m52 # Config the period (Total number of cycle in ns) and
53 # the duty (active number of cycle in ns)
63 # Get the period (Total number of cycle in ns) and
64 # the duty (active number of cycle in ns)
/freebsd-13.1/lib/libthr/thread/
H A Dthr_barrier.c138 int64_t cycle; in _pthread_barrier_wait() local
161 cycle = bar->b_cycle; in _pthread_barrier_wait()
167 } while (cycle == bar->b_cycle); in _pthread_barrier_wait()
H A Dthr_resume_np.c97 thread->cycle++; in resume_common()
98 _thr_umtx_wake(&thread->cycle, 1, 0); in resume_common()
/freebsd-13.1/sys/contrib/device-tree/src/arm64/broadcom/stingray/
H A Dstingray-board-base.dtsi38 full-pwr-cycle;
42 full-pwr-cycle;
/freebsd-13.1/usr.sbin/fwcontrol/
H A Dfwdv.c265 int system=-1, pad_acc, cycle_acc, cycle, f_cycle, f_frac; in dvsend() local
356 cycle = 1; in dvsend()
357 cycle_acc = frame_cycle[system].d * cycle; in dvsend()
372 ciph->fdf.dv.cyc = htons(cycle << 12 | f_frac); in dvsend()
389 cycle ++; in dvsend()
397 cycle ++; in dvsend()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMScheduleA8.td95 // Result written in E5, but that is relative to the last cycle of multicycle,
124 // FIXME: lsl by 2 takes 1 cycle.
151 // FIXME: A8_LSPipe cycle time is dynamic, this assumes 3 to 4 registers.
229 // FIXME: A8_LSPipe cycle time is dynamic, this assumes 3 to 4 registers.
393 // FIXME: A8_LSPipe cycle time is dynamic, this assumes 3 to 4 registers.
859 // Quad-register Permute (3 cycle issue)
929 // Double-register Integer Binary (4 cycle)
933 // Quad-register Integer Binary (4 cycle)
962 // Double-register Integer Shift (4 cycle)
966 // Quad-register Integer Shift (4 cycle)
[all …]
/freebsd-13.1/sys/contrib/device-tree/src/arm64/allwinner/
H A Dsun50i-a64-pinephone-1.1.dts17 * 1.0, and the lowest PWM duty cycle that doesn't lead to backlight
18 * being off is around 20%. Duty cycle for the lowest brightness level
H A Dsun50i-a64-pinephone-1.2.dts17 * and the lowest PWM duty cycle that doesn't lead to backlight being off
18 * is around 10%. Duty cycle for the lowest brightness level also varries

1234567891011