Home
last modified time | relevance | path

Searched refs:cfgreg (Results 1 – 3 of 3) sorted by relevance

/freebsd-13.1/sys/mips/mediatek/
H A Dmtk_spi_v1.c253 int div, clk, cfgreg; in mtk_spi_transfer() local
267 cfgreg = MSBFIRST; in mtk_spi_transfer()
272 cfgreg |= SPICLKPOL | TX_ON_CLK_FALL; in mtk_spi_transfer()
275 cfgreg |= TX_ON_CLK_FALL; in mtk_spi_transfer()
278 cfgreg |= CAPT_ON_CLK_FALL; in mtk_spi_transfer()
297 SPI_WRITE(sc, MTK_SPICFG, cfgreg | clk); in mtk_spi_transfer()
/freebsd-13.1/sys/arm/nvidia/
H A Dtegra_gpio.c116 uint32_t cfgreg; member
390 return (tgi->cfgreg & GPIO_INT_LVL_EDGE); in tegra_gpio_isrc_is_level()
448 sc->isrcs[irq].cfgreg = 0; in tegra_gpio_pic_attach()
644 uint32_t cfgreg; in tegra_gpio_pic_setup_intr() local
661 &cfgreg); in tegra_gpio_pic_setup_intr()
667 dag->gpio_pin_flags, dag->gpio_intr_mode, &irq, &cfgreg); in tegra_gpio_pic_setup_intr()
678 return (tgi->cfgreg == cfgreg ? 0 : EINVAL); in tegra_gpio_pic_setup_intr()
680 tgi->cfgreg = cfgreg; in tegra_gpio_pic_setup_intr()
681 intr_write_modify(sc, GPIO_INT_LVL, tgi, cfgreg, GPIO_INT_LVL_MASK); in tegra_gpio_pic_setup_intr()
/freebsd-13.1/sys/powerpc/mpc85xx/
H A Dpci_mpc85xx.c317 uint32_t cfgreg, brctl, ipreg; in fsl_pcib_attach() local
340 cfgreg = fsl_pcib_cfgread(sc, 0, 0, 0, PCIR_VENDOR, 2); in fsl_pcib_attach()
341 if (cfgreg != 0x1057 && cfgreg != 0x1957) in fsl_pcib_attach()
346 cfgreg = fsl_pcib_cfgread(sc, 0, 0, 0, capptr, 2); in fsl_pcib_attach()
347 switch (cfgreg & 0xff) { in fsl_pcib_attach()
355 capptr = (cfgreg >> 8) & 0xff; in fsl_pcib_attach()
374 cfgreg = fsl_pcib_cfgread(sc, 0, 0, 0, PCIR_COMMAND, 2); in fsl_pcib_attach()
375 cfgreg |= PCIM_CMD_SERRESPEN | PCIM_CMD_BUSMASTEREN | PCIM_CMD_MEMEN | in fsl_pcib_attach()
377 fsl_pcib_cfgwrite(sc, 0, 0, 0, PCIR_COMMAND, cfgreg, 2); in fsl_pcib_attach()