Home
last modified time | relevance | path

Searched refs:WriteResourceID (Results 1 – 7 of 7) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCSchedule.h80 uint16_t WriteResourceID; member
83 return Cycles == Other.Cycles && WriteResourceID == Other.WriteResourceID;
97 unsigned WriteResourceID; member
101 return UseIdx == Other.UseIdx && WriteResourceID == Other.WriteResourceID
H A DMCSubtargetInfo.h195 if (!I->WriteResourceID || I->WriteResourceID == WriteResID) { in getReadAdvanceCycles()
/freebsd-13.1/contrib/llvm-project/llvm/lib/MC/
H A DMCSchedule.cpp155 unsigned WriteResourceID) { in getForwardingDelayCycles() argument
161 if (E.WriteResourceID != WriteResourceID) in getForwardingDelayCycles()
/freebsd-13.1/contrib/llvm-project/llvm/lib/MCA/
H A DInstrBuilder.cpp373 Write.SClassOrWriteResourceID = WLE.WriteResourceID; in populateWrites()
401 Write.SClassOrWriteResourceID = WLE.WriteResourceID; in populateWrites()
/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetSchedule.cpp223 unsigned WriteID = WLEntry->WriteResourceID; in computeOperandLatency()
/freebsd-13.1/contrib/llvm-project/llvm/utils/TableGen/
H A DSubtargetEmitter.cpp1081 WLEntry.WriteResourceID = WriteID; in GenSchedClassTables()
1174 RAEntry.WriteResourceID = W; in GenSchedClassTables()
1265 << format("%2d", WLEntry.WriteResourceID) << "}"; in EmitSchedClassTables()
1281 << format("%2d", RAEntry.WriteResourceID) << ", " in EmitSchedClassTables()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64SchedA57.td71 // AArch64WriteLatencyTable with a WriteResourceID of 0, breaking