Home
last modified time | relevance | path

Searched refs:VT2 (Results 1 – 25 of 27) sorted by relevance

12

/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/IR/
H A DLegacyPassNameParser.h90 const PassNameParser::OptionInfo *VT2) { in ValCompare() argument
91 return VT1->Name.compare(VT2->Name); in ValCompare()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.h117 bool isTruncateFree(EVT VT1, EVT VT2) const override;
128 bool isZExtFree(EVT VT1, EVT VT2) const override;
129 bool isZExtFree(SDValue Val, EVT VT2) const override;
H A DMSP430ISelLowering.cpp1396 bool MSP430TargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree()
1397 if (!VT1.isInteger() || !VT2.isInteger()) in isTruncateFree()
1400 return (VT1.getFixedSizeInBits() > VT2.getFixedSizeInBits()); in isTruncateFree()
1408 bool MSP430TargetLowering::isZExtFree(EVT VT1, EVT VT2) const { in isZExtFree()
1410 return 0 && VT1 == MVT::i8 && VT2 == MVT::i16; in isZExtFree()
1413 bool MSP430TargetLowering::isZExtFree(SDValue Val, EVT VT2) const { in isZExtFree()
1414 return isZExtFree(Val.getValueType(), VT2); in isZExtFree()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.h137 bool isTruncateFree(EVT VT1, EVT VT2) const override;
141 bool isZExtFree(EVT VT1, EVT VT2) const override;
H A DBPFISelLowering.cpp199 bool BPFTargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree()
200 if (!VT1.isInteger() || !VT2.isInteger()) in isTruncateFree()
203 unsigned NumBits2 = VT2.getSizeInBits(); in isTruncateFree()
215 bool BPFTargetLowering::isZExtFree(EVT VT1, EVT VT2) const { in isZExtFree()
216 if (!getHasAlu32() || !VT1.isInteger() || !VT2.isInteger()) in isZExtFree()
219 unsigned NumBits2 = VT2.getSizeInBits(); in isZExtFree()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DSelectionDAG.h603 SDVTList getVTList(EVT VT1, EVT VT2);
604 SDVTList getVTList(EVT VT1, EVT VT2, EVT VT3);
605 SDVTList getVTList(EVT VT1, EVT VT2, EVT VT3, EVT VT4);
1412 SDNode *SelectNodeTo(SDNode *N, unsigned MachineOpc, EVT VT1, EVT VT2);
1414 EVT VT2, ArrayRef<SDValue> Ops);
1416 EVT VT2, EVT VT3, ArrayRef<SDValue> Ops);
1418 EVT VT2, SDValue Op1, SDValue Op2);
1448 EVT VT2, SDValue Op1, SDValue Op2);
1452 EVT VT2, ArrayRef<SDValue> Ops);
1459 EVT VT2, EVT VT3, ArrayRef<SDValue> Ops);
[all …]
H A DTargetLowering.h1506 MVT VT2; variable
1508 return getVectorTypeBreakdown(Context, VT, VT1, NumIntermediates, VT2);
2672 virtual bool isZExtFree(SDValue Val, EVT VT2) const { in isZExtFree() argument
2673 return isZExtFree(Val.getValueType(), VT2); in isZExtFree()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.h1203 bool isTruncateFree(EVT VT1, EVT VT2) const override;
1216 bool isZExtFree(EVT VT1, EVT VT2) const override;
1217 bool isZExtFree(SDValue Val, EVT VT2) const override;
1236 bool isNarrowingProfitable(EVT VT1, EVT VT2) const override;
H A DX86ISelLowering.cpp32010 bool X86TargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree()
32011 if (!VT1.isScalarInteger() || !VT2.isScalarInteger()) in isTruncateFree()
32014 unsigned NumBits2 = VT2.getSizeInBits(); in isTruncateFree()
32023 bool X86TargetLowering::isZExtFree(EVT VT1, EVT VT2) const { in isZExtFree()
32025 return VT1 == MVT::i32 && VT2 == MVT::i64 && Subtarget.is64Bit(); in isZExtFree()
32028 bool X86TargetLowering::isZExtFree(SDValue Val, EVT VT2) const { in isZExtFree()
32030 if (isZExtFree(VT1, VT2)) in isZExtFree()
32037 !VT2.isSimple() || !VT2.isInteger()) in isZExtFree()
32121 return !(VT1 == MVT::i32 && VT2 == MVT::i16); in isNarrowingProfitable()
35785 MVT VT2 = V2.getSimpleValueType(); in combineX86ShuffleChain() local
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.h160 bool isZExtFree(SDValue Val, EVT VT2) const override;
167 bool isNarrowingProfitable(EVT VT1, EVT VT2) const override;
H A DAMDGPUISelLowering.cpp962 bool AMDGPUTargetLowering::isZExtFree(SDValue Val, EVT VT2) const { in isZExtFree()
963 return isZExtFree(Val.getValueType(), VT2); in isZExtFree()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreISelLowering.h98 bool isZExtFree(SDValue Val, EVT VT2) const override;
H A DXCoreISelLowering.cpp179 bool XCoreTargetLowering::isZExtFree(SDValue Val, EVT VT2) const { in isZExtFree()
185 !VT2.isSimple() || !VT2.isInteger()) in isZExtFree()
/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAG.cpp8155 ID.AddInteger(VT2.getRawBits()); in getVTList()
8162 Array[1] = VT2; in getVTList()
8173 ID.AddInteger(VT2.getRawBits()); in getVTList()
8181 Array[1] = VT2; in getVTList()
8193 ID.AddInteger(VT2.getRawBits()); in getVTList()
8202 Array[1] = VT2; in getVTList()
8414 SDVTList VTs = getVTList(VT1, VT2); in SelectNodeTo()
8420 SDVTList VTs = getVTList(VT1, VT2); in SelectNodeTo()
8434 SDVTList VTs = getVTList(VT1, VT2); in SelectNodeTo()
8622 SDVTList VTs = getVTList(VT1, VT2); in getMachineNode()
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.h573 bool isTruncateFree(EVT VT1, EVT VT2) const override;
578 bool isZExtFree(EVT VT1, EVT VT2) const override;
579 bool isZExtFree(SDValue Val, EVT VT2) const override;
H A DAArch64ISelLowering.cpp11339 bool AArch64TargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree()
11340 if (VT1.isVector() || VT2.isVector() || !VT1.isInteger() || !VT2.isInteger()) in isTruncateFree()
11343 uint64_t NumBits2 = VT2.getFixedSizeInBits(); in isTruncateFree()
11384 bool AArch64TargetLowering::isZExtFree(EVT VT1, EVT VT2) const { in isZExtFree()
11385 if (VT1.isVector() || VT2.isVector() || !VT1.isInteger() || !VT2.isInteger()) in isZExtFree()
11388 unsigned NumBits2 = VT2.getSizeInBits(); in isZExtFree()
11392 bool AArch64TargetLowering::isZExtFree(SDValue Val, EVT VT2) const { in isZExtFree()
11394 if (isZExtFree(VT1, VT2)) { in isZExtFree()
11403 VT2.isSimple() && !VT2.isVector() && VT2.isInteger() && in isZExtFree()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.h984 bool isTruncateFree(EVT VT1, EVT VT2) const override;
986 bool isZExtFree(SDValue Val, EVT VT2) const override;
H A DPPCISelLowering.cpp16205 bool PPCTargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree()
16206 if (!VT1.isInteger() || !VT2.isInteger()) in isTruncateFree()
16209 unsigned NumBits2 = VT2.getSizeInBits(); in isTruncateFree()
16213 bool PPCTargetLowering::isZExtFree(SDValue Val, EVT VT2) const { in isZExtFree()
16230 return TargetLowering::isZExtFree(Val, VT2); in isZExtFree()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h307 bool isZExtFree(SDValue Val, EVT VT2) const override;
H A DRISCVISelLowering.cpp971 bool RISCVTargetLowering::isZExtFree(SDValue Val, EVT VT2) const { in isZExtFree()
982 return TargetLowering::isZExtFree(Val, VT2); in isZExtFree()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.h133 bool isTruncateFree(EVT VT1, EVT VT2) const override;
H A DHexagonISelLowering.cpp2116 bool HexagonTargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree()
2117 if (!VT1.isSimple() || !VT2.isSimple()) in isTruncateFree()
2119 return VT1.getSimpleVT() == MVT::i64 && VT2.getSimpleVT() == MVT::i32; in isTruncateFree()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.h454 bool isZExtFree(SDValue Val, EVT VT2) const override;
H A DARMInstrMVE.td4450 foreach VT2 = [ v4i1, v8i1, v16i1 ] in
4451 def : Pat<(VT (predicate_cast (VT2 VCCR:$src))),
4452 (VT (COPY_TO_REGCLASS (VT2 VCCR:$src), VCCR))>;
4469 foreach VT2 = [ v16i8, v8i16, v8f16, v4i32, v4f32, v2i64, v2f64 ] in
4470 def : Pat<(VT (ARMVectorRegCastImpl (VT2 MQPR:$src))),
H A DARMInstrNEON.td7763 foreach VT2 = [ v16i8, v8i16, v8f16, v8bf16, v4i32, v4f32, v2i64, v2f64 ] in
7764 def : Pat<(VT (ARMVectorRegCastImpl (VT2 QPR:$src))), (VT QPR:$src)>;
7767 foreach VT2 = [ v8i8, v4i16, v4f16, v4bf16, v2i32, v2f32, v1i64, f64 ] in
7768 def : Pat<(VT (ARMVectorRegCastImpl (VT2 DPR:$src))), (VT DPR:$src)>;

12