Home
last modified time | relevance | path

Searched refs:TargetRegisterInfo (Results 1 – 25 of 400) sorted by relevance

12345678910>>...16

/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetRegisterInfo.cpp52 TargetRegisterInfo::TargetRegisterInfo(const TargetRegisterInfoDesc *ID, in TargetRegisterInfo() function in TargetRegisterInfo
66 TargetRegisterInfo::~TargetRegisterInfo() = default;
68 bool TargetRegisterInfo::shouldRegionSplitForVirtReg( in shouldRegionSplitForVirtReg()
317 const TargetRegisterClass *TargetRegisterInfo::
421 bool TargetRegisterInfo::getRegAllocationHints( in getRegAllocationHints()
464 bool TargetRegisterInfo::isCalleeSavedPhysReg( in isCalleeSavedPhysReg()
501 TargetRegisterInfo::getRegSizeInBits(Register Reg, in getRegSizeInBits()
523 bool TargetRegisterInfo::getCoveringSubRegIndexes( in getCoveringSubRegIndexes()
595 TargetRegisterInfo::lookThruCopyLike(Register SrcReg, in lookThruCopyLike()
617 Register TargetRegisterInfo::lookThruSingleUseCopyChain( in lookThruSingleUseCopyChain()
[all …]
H A DRegisterCoalescer.h23 class TargetRegisterInfo; variable
29 const TargetRegisterInfo &TRI;
60 CoalescerPair(const TargetRegisterInfo &tri) : TRI(tri) {} in CoalescerPair()
65 const TargetRegisterInfo &tri) in CoalescerPair()
H A DInterferenceCache.h30 class TargetRegisterInfo; variable
117 void revalidate(LiveIntervalUnion *LIUArray, const TargetRegisterInfo *TRI);
120 bool valid(LiveIntervalUnion *LIUArray, const TargetRegisterInfo *TRI);
124 const TargetRegisterInfo *TRI, const MachineFunction *MF);
139 const TargetRegisterInfo *TRI = nullptr;
169 const TargetRegisterInfo *tri);
H A DTargetFrameLoweringImpl.cpp48 const TargetRegisterInfo *RI = MF.getSubtarget().getRegisterInfo(); in getFrameIndexReference()
67 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in getCalleeSaves()
81 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in determineCalleeSaves()
162 const TargetRegisterInfo *RI = MF.getSubtarget().getRegisterInfo(); in getDwarfFrameBase()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DRegisterBank.h23 class TargetRegisterInfo; variable
65 bool verify(const TargetRegisterInfo &TRI) const;
81 void dump(const TargetRegisterInfo *TRI = nullptr) const;
89 const TargetRegisterInfo *TRI = nullptr) const;
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64RegisterBankInfo.h23 class TargetRegisterInfo; variable
123 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
127 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
131 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
134 AArch64RegisterBankInfo(const TargetRegisterInfo &TRI);
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DRegAllocCommon.h18 class TargetRegisterInfo; variable
20 typedef std::function<bool(const TargetRegisterInfo &TRI,
25 static inline bool allocateAllRegClasses(const TargetRegisterInfo &, in allocateAllRegClasses() argument
H A DMachineInstr.h55 class TargetRegisterInfo; variable
1369 const TargetRegisterInfo *TRI = nullptr) const {
1390 const TargetRegisterInfo *TRI = nullptr) const {
1439 const TargetRegisterInfo *TRI = nullptr) const {
1459 const TargetRegisterInfo *TRI = nullptr) {
1494 const TargetRegisterInfo *TRI) const;
1510 const TargetInstrInfo *TII, const TargetRegisterInfo *TRI,
1525 const TargetRegisterInfo *TRI) const;
1573 const TargetRegisterInfo &RegInfo);
1580 const TargetRegisterInfo *RegInfo,
[all …]
H A DLiveRegUnits.h31 const TargetRegisterInfo *TRI = nullptr;
39 LiveRegUnits(const TargetRegisterInfo &TRI) { in LiveRegUnits()
50 const TargetRegisterInfo *TRI) { in accumulateUsedDefed()
73 void init(const TargetRegisterInfo &TRI) { in init()
H A DTargetRegisterInfo.h231 class TargetRegisterInfo : public MCRegisterInfo {
251 TargetRegisterInfo(const TargetRegisterInfoDesc *ID,
259 virtual ~TargetRegisterInfo();
661 const TargetRegisterInfo *TRI = nullptr);
1127 const TargetRegisterInfo *TRI,
1227 BitMaskClassIterator(const uint32_t *Mask, const TargetRegisterInfo &TRI) in BitMaskClassIterator()
1264 Printable printReg(Register Reg, const TargetRegisterInfo *TRI = nullptr,
1276 Printable printRegUnit(unsigned Unit, const TargetRegisterInfo *TRI);
1280 Printable printVRegOrUnit(unsigned VRegOrUnit, const TargetRegisterInfo *TRI);
1285 const TargetRegisterInfo *TRI);
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64FrameLowering.h56 const TargetRegisterInfo *TRI) const override;
62 const TargetRegisterInfo *TRI) const override;
73 const TargetRegisterInfo *TRI,
148 createDefCFAExpressionFromSP(const TargetRegisterInfo &TRI,
150 MCCFIInstruction createCfaOffset(const TargetRegisterInfo &MRI, unsigned DwarfReg,
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsInstrInfo.h39 class TargetRegisterInfo; variable
120 const TargetRegisterInfo *TRI) const override { in storeRegToStackSlot()
128 const TargetRegisterInfo *TRI) const override { in loadRegFromStackSlot()
136 const TargetRegisterInfo *TRI,
143 const TargetRegisterInfo *TRI,
H A DMipsFrameLowering.cpp95 const TargetRegisterInfo *TRI = STI.getRegisterInfo(); in hasFP()
104 const TargetRegisterInfo *TRI = STI.getRegisterInfo(); in hasBP()
116 const TargetRegisterInfo &TRI = *STI.getRegisterInfo(); in estimateStackSize()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonBlockRanges.h29 class TargetRegisterInfo; variable
150 const MachineRegisterInfo &MRI, const TargetRegisterInfo &TRI);
153 PrintRangeMap(const RegToRangeMap &M, const TargetRegisterInfo &I) in PrintRangeMap()
160 const TargetRegisterInfo &TRI;
165 const MachineRegisterInfo &MRI, const TargetRegisterInfo &TRI);
173 const TargetRegisterInfo &TRI;
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCFrameLowering.h46 const TargetRegisterInfo *TRI) const override;
52 const TargetRegisterInfo *TRI) const override;
64 llvm::MachineFunction &, const llvm::TargetRegisterInfo *,
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiInstrInfo.h59 const TargetRegisterInfo *RegisterInfo) const override;
66 const TargetRegisterInfo *RegisterInfo) const override;
74 const TargetRegisterInfo *TRI) const override;
79 const TargetRegisterInfo *TRI) const;
/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/
H A DDwarfExpression.h32 class TargetRegisterInfo; variable
221 virtual bool isFrameRegister(const TargetRegisterInfo &TRI,
249 bool addMachineReg(const TargetRegisterInfo &TRI, llvm::Register MachineReg,
328 bool addMachineRegExpression(const TargetRegisterInfo &TRI,
396 bool isFrameRegister(const TargetRegisterInfo &TRI,
426 bool isFrameRegister(const TargetRegisterInfo &TRI,
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430InstrInfo.h36 const TargetRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
47 const TargetRegisterInfo *TRI) const override;
52 const TargetRegisterInfo *TRI) const override;
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreInstrInfo.h34 const TargetRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
73 const TargetRegisterInfo *TRI) const override;
79 const TargetRegisterInfo *TRI) const override;
H A DXCoreMachineFunctionInfo.cpp39 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createLRSpillSlot()
57 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createFPSpillSlot()
70 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createEHSpillSlot()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrInfo.h240 const TargetRegisterInfo &TRI) const override;
326 const TargetRegisterInfo *TRI) const override;
333 const TargetRegisterInfo *TRI) const override;
339 const TargetRegisterInfo *TRI) const override;
364 const TargetRegisterInfo *TRI) const override;
369 const TargetRegisterInfo *TRI) const override;
476 const TargetRegisterInfo *TRI) const override;
478 const TargetRegisterInfo *TRI) const override;
480 const TargetRegisterInfo *TRI) const override;
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZFrameLowering.h31 const TargetRegisterInfo *TRI,
38 const TargetRegisterInfo *TRI) const override;
43 const TargetRegisterInfo *TRI) const override;
/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DRegisterBank.cpp32 bool RegisterBank::verify(const TargetRegisterInfo &TRI) const { in verify()
82 LLVM_DUMP_METHOD void RegisterBank::dump(const TargetRegisterInfo *TRI) const { in dump()
88 const TargetRegisterInfo *TRI) const { in print()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPURegisterBankInfo.h31 class TargetRegisterInfo; variable
110 const TargetRegisterInfo &TRI) const;
115 const TargetRegisterInfo &TRI) const;
120 const TargetRegisterInfo &TRI) const;
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/GISel/
H A DPPCRegisterBankInfo.h25 class TargetRegisterInfo; variable
35 PPCRegisterBankInfo(const TargetRegisterInfo &TRI);

12345678910>>...16