| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | BasicTTIImpl.h | 1175 auto *SubVT = FixedVectorType::get(VT->getElementType(), NumSubElts); variable 1252 thisT()->getVectorInstrCost(Instruction::InsertElement, SubVT, i); 1268 thisT()->getVectorInstrCost(Instruction::ExtractElement, SubVT, i); 1281 SubVT = FixedVectorType::get(I8Type, NumSubElts); 1295 thisT()->getVectorInstrCost(Instruction::ExtractElement, SubVT, i);
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 3858 EVT SubVT = ShiftAmt.getValueType(); in tryShiftAmountMod() local 3868 SubVT = Add1.getValueType(); in tryShiftAmountMod() 3870 if (Add0.getValueType() != SubVT) { in tryShiftAmountMod() 3871 Add0 = CurDAG->getZExtOrTrunc(Add0, DL, SubVT); in tryShiftAmountMod() 3875 X = CurDAG->getNode(ISD::ADD, DL, SubVT, Add1, Add0); in tryShiftAmountMod() 3882 SDValue Zero = CurDAG->getConstant(0, DL, SubVT); in tryShiftAmountMod() 3883 SDValue Neg = CurDAG->getNode(ISD::SUB, DL, SubVT, Zero, X); in tryShiftAmountMod()
|
| H A D | X86ISelLowering.cpp | 6007 EVT SubVT = Sub.getValueType(); in collectConcatOps() local 6310 EVT SubVT = V1.getValueType(); in concatSubVectors() local 6311 EVT SubSVT = SubVT.getScalarType(); in concatSubVectors() 6313 unsigned SubVectorWidth = SubVT.getSizeInBits(); in concatSubVectors() 7610 EVT SubVT = Sub.getValueType(); in getFauxShuffleMask() local 7636 return SubVT.getFixedSizeInBits() < in getFauxShuffleMask() 8078 EVT SubVT = Op.getOperand(0).getValueType(); in getShuffleScalarElt() local 10759 MVT SubVT = Op.getOperand(0).getSimpleValueType(); in LowerAVXCONCAT_VECTORS() local 37962 In = DAG.getBitcast(SubVT, In); in combineTargetShuffle() 38050 SubLo = DAG.getBitcast(SubVT, SubLo); in combineTargetShuffle() [all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 2409 EVT SubVT = N->getValueType(0); in SplitVecOp_EXTRACT_SUBVECTOR() local 2415 if (SubVT.isScalableVector() != in SplitVecOp_EXTRACT_SUBVECTOR() 2426 assert(IdxVal + SubVT.getVectorMinNumElements() <= LoElts && in SplitVecOp_EXTRACT_SUBVECTOR() 2428 return DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, SubVT, Lo, Idx); in SplitVecOp_EXTRACT_SUBVECTOR() 2430 return DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, SubVT, Hi, in SplitVecOp_EXTRACT_SUBVECTOR() 4229 EVT SubVT = Mask->getValueType(0); in convertMask() local 4230 SmallVector<SDValue, 16> SubOps(NumSubVecs, DAG.getUNDEF(SubVT)); in convertMask()
|
| H A D | DAGCombiner.cpp | 3200 EVT SubVT = N->getValueType(0); in foldSubToUSubSat() local 20164 static SDValue getSubVectorSrc(SDValue V, SDValue Index, EVT SubVT) { in getSubVectorSrc() argument 20171 V.getOperand(0).getValueType() == SubVT && in getSubVectorSrc() 20172 (IndexC->getZExtValue() % SubVT.getVectorMinNumElements()) == 0) { in getSubVectorSrc() 20194 EVT SubVT = Extract->getValueType(0); in narrowInsertExtractVectorBinOp() local 20195 if (!TLI.isOperationLegalOrCustom(BinOpcode, SubVT, LegalOperations)) in narrowInsertExtractVectorBinOp() 20198 SDValue Sub0 = getSubVectorSrc(Bop0, Index, SubVT); in narrowInsertExtractVectorBinOp() 20199 SDValue Sub1 = getSubVectorSrc(Bop1, Index, SubVT); in narrowInsertExtractVectorBinOp() 20210 return DAG.getNode(BinOpcode, SDLoc(Extract), SubVT, Sub0, Sub1, in narrowInsertExtractVectorBinOp() 21657 EVT SubVT = EVT::getVectorVT(*DAG.getContext(), in visitSCALAR_TO_VECTOR() local [all …]
|
| H A D | SelectionDAG.cpp | 2923 EVT SubVT = N0.getValueType(); in computeKnownBits() local 2924 unsigned SubBitWidth = SubVT.getScalarSizeInBits(); in computeKnownBits() 2927 if (!(SubVT.isInteger() || SubVT.isFloatingPoint())) in computeKnownBits() 9925 EVT SubVT = EVT::getVectorVT(*getContext(), OpSVT, NumSubElts); in matchBinOpReduction() local 9926 if (!TLI->isExtractSubvectorCheap(SubVT, OpVT, 0)) in matchBinOpReduction() 9929 return getNode(ISD::EXTRACT_SUBVECTOR, SDLoc(Op), SubVT, Op, in matchBinOpReduction()
|
| H A D | TargetLowering.cpp | 1103 EVT SubVT = Op.getOperand(0).getValueType(); in SimplifyDemandedBits() local 1105 unsigned NumSubElts = SubVT.getVectorNumElements(); in SimplifyDemandedBits() 2568 EVT SubVT = Op.getOperand(0).getValueType(); in SimplifyDemandedVectorElts() local 2570 unsigned NumSubElts = SubVT.getVectorNumElements(); in SimplifyDemandedVectorElts()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 2840 EVT SubVT = ShiftAmt->getValueType(0); in tryShiftAmountMod() local 2841 if (SubVT == MVT::i32) { in tryShiftAmountMod() 2845 assert(SubVT == MVT::i64); in tryShiftAmountMod() 2850 CurDAG->getCopyFromReg(CurDAG->getEntryNode(), DL, ZeroReg, SubVT); in tryShiftAmountMod() 2852 CurDAG->getMachineNode(NegOpc, DL, SubVT, Zero, Add1); in tryShiftAmountMod()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Transforms/Vectorize/ |
| H A D | LoopVectorize.cpp | 2838 auto *SubVT = VectorType::get(ScalarTy, VF); in vectorizeInterleaveGroup() local 2855 if (StoredVec->getType() != SubVT) in vectorizeInterleaveGroup() 2856 StoredVec = createBitOrPointerCast(StoredVec, SubVT, DL); in vectorizeInterleaveGroup()
|
| H A D | SLPVectorizer.cpp | 3729 auto *SubVT = in getEntryCost() local 3733 EEVTy, None, Idx, SubVT); in getEntryCost()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 8628 EVT SubVT = SubV1.getValueType(); in LowerVECTOR_SHUFFLE() local 8636 ShuffleMask, SubVT, WhichResult, isV_UNDEF)) { in LowerVECTOR_SHUFFLE() 8641 SDValue Res = DAG.getNode(ShuffleOpc, dl, DAG.getVTList(SubVT, SubVT), in LowerVECTOR_SHUFFLE() 8922 EVT SubVT = MVT::getVectorVT(ElType, NumElts); in LowerEXTRACT_SUBVECTOR() local 8923 SDValue SubVec = DAG.getNode(ISD::UNDEF, dl, SubVT); in LowerEXTRACT_SUBVECTOR() 8927 SubVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, SubVT, SubVec, Elt, in LowerEXTRACT_SUBVECTOR()
|