| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.h | 63 bool selectVSplat(SDValue N, SDValue &SplatVal); 64 bool selectVSplatSimm5(SDValue N, SDValue &SplatVal); 65 bool selectVSplatUimm5(SDValue N, SDValue &SplatVal); 66 bool selectVSplatSimm5Plus1(SDValue N, SDValue &SplatVal); 67 bool selectVSplatSimm5Plus1NonZero(SDValue N, SDValue &SplatVal);
|
| H A D | RISCVISelDAGToDAG.cpp | 1512 bool RISCVDAGToDAGISel::selectVSplat(SDValue N, SDValue &SplatVal) { in selectVSplat() argument 1517 SplatVal = N.getOperand(0); in selectVSplat() 1523 static bool selectVSplatSimmHelper(SDValue N, SDValue &SplatVal, in selectVSplatSimmHelper() argument 1552 SplatVal = DAG.getTargetConstant(SplatImm, SDLoc(N), XLenVT); in selectVSplatSimmHelper() 1556 bool RISCVDAGToDAGISel::selectVSplatSimm5(SDValue N, SDValue &SplatVal) { in selectVSplatSimm5() argument 1557 return selectVSplatSimmHelper(N, SplatVal, *CurDAG, *Subtarget, in selectVSplatSimm5() 1563 N, SplatVal, *CurDAG, *Subtarget, in selectVSplatSimm5Plus1() 1568 SDValue &SplatVal) { in selectVSplatSimm5Plus1NonZero() argument 1570 N, SplatVal, *CurDAG, *Subtarget, [](int64_t Imm) { in selectVSplatSimm5Plus1NonZero() 1575 bool RISCVDAGToDAGISel::selectVSplatUimm5(SDValue N, SDValue &SplatVal) { in selectVSplatUimm5() argument [all …]
|
| H A D | RISCVISelLowering.cpp | 3139 SDValue SplatVal = Op.getOperand(0); in lowerVectorMaskSplat() local 3150 assert(SplatVal.getValueType() == XLenVT && in lowerVectorMaskSplat() 3153 SplatVal = DAG.getNode(ISD::AND, DL, XLenVT, SplatVal, in lowerVectorMaskSplat() 3155 SDValue LHS = DAG.getSplatVector(InterVT, DL, SplatVal); in lowerVectorMaskSplat()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/IR/ |
| H A D | Constants.cpp | 102 if (const auto *SplatVal = getSplatValue()) in isAllOnesValue() local 103 return SplatVal->isAllOnesValue(); in isAllOnesValue() 119 if (const auto *SplatVal = getSplatValue()) in isOneValue() local 120 return SplatVal->isOneValue(); in isOneValue() 146 if (const auto *SplatVal = getSplatValue()) in isNotOneValue() local 147 return SplatVal->isNotOneValue(); in isNotOneValue() 164 if (const auto *SplatVal = getSplatValue()) in isMinSignedValue() local 165 return SplatVal->isMinSignedValue(); in isMinSignedValue() 191 if (const auto *SplatVal = getSplatValue()) in isNotMinSignedValue() local 192 return SplatVal->isNotMinSignedValue(); in isNotMinSignedValue() [all …]
|
| H A D | ConstantFold.cpp | 672 if (Constant *SplatVal = Val->getSplatValue()) in ConstantFoldExtractElementInstruction() local 673 return SplatVal; in ConstantFoldExtractElementInstruction()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 4285 if (isa<ConstantSDNode>(SplatVal)) in selectGatherScatterAddrMode() 4288 BasePtr = SplatVal; in selectGatherScatterAddrMode() 9515 SDValue SplatVal = Op.getOperand(0); in LowerSPLAT_VECTOR() local 9533 SplatVal = DAG.getAnyExtOrTrunc(SplatVal, dl, MVT::i64); in LowerSPLAT_VECTOR() 9534 SplatVal = DAG.getNode(ISD::SIGN_EXTEND_INREG, dl, MVT::i64, SplatVal, in LowerSPLAT_VECTOR() 9544 SplatVal = DAG.getAnyExtOrTrunc(SplatVal, dl, MVT::i32); in LowerSPLAT_VECTOR() 9547 SplatVal = DAG.getAnyExtOrTrunc(SplatVal, dl, MVT::i64); in LowerSPLAT_VECTOR() 14858 SDValue SplatVal = in replaceZeroVectorStore() local 14891 SDValue SplatVal; in replaceSplatVectorStore() local 14899 SplatVal = StVal.getOperand(1); in replaceSplatVectorStore() [all …]
|
| H A D | AArch64TargetTransformInfo.cpp | 555 if (auto *SplatVal = getSplatValue(Vec)) in instCombineSVELast() local 556 return IC.replaceInstUsesWith(II, SplatVal); in instCombineSVELast()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineVectorOps.cpp | 1132 Value *SplatVal = InsElt.getOperand(1); in foldInsSequenceIntoSplat() local 1141 if (!Idx || CurrIE->getOperand(1) != SplatVal) in foldInsSequenceIntoSplat() 1174 FirstIE = InsertElementInst::Create(PoisonVec, SplatVal, Zero, "", &InsElt); in foldInsSequenceIntoSplat()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAG.cpp | 141 bool ISD::isConstantSplatVector(const SDNode *N, APInt &SplatVal) { in isConstantSplatVector() argument 146 SplatVal = Op0->getAPIntValue().truncOrSelf(EltSize); in isConstantSplatVector() 150 SplatVal = Op0->getValueAPF().bitcastToAPInt().truncOrSelf(EltSize); in isConstantSplatVector() 163 return BV->isConstantSplat(SplatVal, SplatUndef, SplatBitSize, HasUndefs, in isConstantSplatVector() 177 APInt SplatVal; in isConstantSplatVectorAllOnes() local 178 return isConstantSplatVector(N, SplatVal) && SplatVal.isAllOnesValue(); in isConstantSplatVectorAllOnes() 226 APInt SplatVal; in isConstantSplatVectorAllZeros() local 227 return isConstantSplatVector(N, SplatVal) && SplatVal.isNullValue(); in isConstantSplatVectorAllZeros() 5364 APInt SplatVal; in FoldConstantVectorArithmetic() local 5369 ISD::isConstantSplatVector(Op.getNode(), SplatVal)); in FoldConstantVectorArithmetic()
|
| H A D | LegalizeIntegerTypes.cpp | 4848 SDValue SplatVal = N->getOperand(0); in PromoteIntRes_SPLAT_VECTOR() local 4850 assert(!SplatVal.getValueType().isVector() && "Input must be a scalar"); in PromoteIntRes_SPLAT_VECTOR() 4857 SDValue Op = DAG.getNode(ISD::ANY_EXTEND, dl, NOutElemVT, SplatVal); in PromoteIntRes_SPLAT_VECTOR()
|
| H A D | LegalizeDAG.cpp | 1976 SDValue SplatVal = Node->getOperand(0); in ExpandSPLAT_VECTOR() local 1978 return DAG.getSplatBuildVector(VT, DL, SplatVal); in ExpandSPLAT_VECTOR()
|
| H A D | DAGCombiner.cpp | 9715 SDValue SplatVal = DAG.getSplatValue(LHS); in refineUniformBase() local 9716 if (!SplatVal) in refineUniformBase() 9719 BasePtr = SplatVal; in refineUniformBase()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.h | 889 bool isConstantSplat(SDValue Op, APInt &SplatVal,
|
| H A D | X86ISelDAGToDAG.cpp | 890 APInt SplatVal; in PreprocessISelDAG() local 891 if (X86::isConstantSplat(N->getOperand(1), SplatVal) && in PreprocessISelDAG() 892 SplatVal.isOneValue()) { in PreprocessISelDAG()
|
| H A D | X86ISelLowering.cpp | 6845 bool isConstantSplat(SDValue Op, APInt &SplatVal, bool AllowPartialUndefs) { in isConstantSplat() argument 6862 SplatVal = EltBits[SplatIndex]; in isConstantSplat() 30718 APInt SplatVal; in ReplaceNodeResults() local 30719 if (ISD::isConstantSplatVector(N->getOperand(1).getNode(), SplatVal)) { in ReplaceNodeResults() 30725 SDValue N1 = DAG.getConstant(SplatVal, dl, ResVT); in ReplaceNodeResults() 44626 APInt SplatVal; in combineAndMaskToShift() local 44627 if (!ISD::isConstantSplatVector(Op1.getNode(), SplatVal) || in combineAndMaskToShift() 44628 !SplatVal.isMask()) in combineAndMaskToShift() 44643 unsigned ShiftVal = SplatVal.countTrailingOnes(); in combineAndMaskToShift()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 2359 auto IsZeroSplat = [](SDValue SplatVal) { in performVectorTruncZeroCombine() argument 2360 auto *Splat = dyn_cast<BuildVectorSDNode>(SplatVal.getNode()); in performVectorTruncZeroCombine()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 1185 APInt SplatVal = APInt::getSplat(NumBits, Scalar); in getMemsetValue() local 1186 return MIB.buildConstant(Ty, SplatVal).getReg(0); in getMemsetValue()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 9685 unsigned SplatVal = APSplatValue.getZExtValue(); in lowerToXXSPLTI32DX() local 9687 SplatVal |= (SplatVal << SplatBitSize); in lowerToXXSPLTI32DX() 9691 Index, DAG.getTargetConstant(SplatVal, DL, MVT::i32)); in lowerToXXSPLTI32DX() 14647 SDValue SplatVal = in combineVectorShuffle() local 14649 TheSplat = DAG.getSplatBuildVector(TheSplat.getValueType(), dl, SplatVal); in combineVectorShuffle()
|