Searched refs:SmallVT (Results 1 – 6 of 6) sorted by relevance
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 576 EVT SmallVT = EVT::getIntegerVT(*DAG.getContext(), SmallVTBits); in ShrinkDemandedOp() local
577 if (TLI.isTruncateFree(Op.getValueType(), SmallVT) && in ShrinkDemandedOp()
578 TLI.isZExtFree(SmallVT, Op.getValueType())) { in ShrinkDemandedOp()
581 Op.getOpcode(), dl, SmallVT, in ShrinkDemandedOp()
582 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, Op.getOperand(0)), in ShrinkDemandedOp()
583 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, Op.getOperand(1))); in ShrinkDemandedOp()
|
| H A D | LegalizeIntegerTypes.cpp | 1363 EVT SmallVT = LHS.getValueType(); in PromoteIntRes_XMULO() local
1385 unsigned Shift = SmallVT.getScalarSizeInBits(); in PromoteIntRes_XMULO()
1395 Mul, DAG.getValueType(SmallVT)); in PromoteIntRes_XMULO()
|
| H A D | DAGCombiner.cpp | 8861 EVT SmallVT = N0.getOperand(0).getValueType(); in visitSRL() local
8862 unsigned BitSize = SmallVT.getScalarSizeInBits(); in visitSRL()
8866 if (!LegalTypes || TLI.isTypeDesirableForOp(ISD::SRL, SmallVT)) { in visitSRL()
8869 SDValue SmallShift = DAG.getNode(ISD::SRL, DL0, SmallVT, in visitSRL()
8872 getShiftAmountTy(SmallVT))); in visitSRL()
20553 EVT SmallVT = V.getOperand(1).getValueType(); in visitEXTRACT_SUBVECTOR() local
20554 if (!NVT.bitsEq(SmallVT)) in visitEXTRACT_SUBVECTOR()
20563 if (InsIdx * SmallVT.getScalarSizeInBits() == in visitEXTRACT_SUBVECTOR()
|
| H A D | SelectionDAGBuilder.cpp | 9011 EVT SmallVT = EVT::getIntegerVT(*DAG.getContext(), Bits); in lowerRangeToAssertZExt() local
9016 DAG.getValueType(SmallVT)); in lowerRangeToAssertZExt()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 4142 EVT SmallVT = EVT::getIntegerVT(*DAG.getContext(), WidthVal); in PerformDAGCombine() local
4151 DAG.getValueType(SmallVT)); in PerformDAGCombine()
4154 return DAG.getZeroExtendInReg(BitsFrom, DL, SmallVT); in PerformDAGCombine()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 635 for (auto SmallVT : SmallerVTs) { in RISCVTargetLowering() local
636 setTruncStoreAction(VT, SmallVT, Expand); in RISCVTargetLowering()
637 setLoadExtAction(ISD::EXTLOAD, VT, SmallVT, Expand); in RISCVTargetLowering()
|