Home
last modified time | relevance | path

Searched refs:RCB (Results 1 – 5 of 5) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetRegisterInfo.cpp53 regclass_iterator RCB, regclass_iterator RCE, in TargetRegisterInfo() argument
61 RegClassBegin(RCB), RegClassEnd(RCE), in TargetRegisterInfo()
319 const TargetRegisterClass *RCB, unsigned SubB, in getCommonSuperRegClass() argument
321 assert(RCA && SubA && RCB && SubB && "Invalid arguments"); in getCommonSuperRegClass()
338 if (getRegSizeInBits(*RCA) < getRegSizeInBits(*RCB)) { in getCommonSuperRegClass()
339 std::swap(RCA, RCB); in getCommonSuperRegClass()
350 for (SuperRegClassIterator IB(RCB, this, true); IB.isValid(); ++IB) { in getCommonSuperRegClass()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/
H A DAMDGPULDSUtils.cpp72 auto *RCB = cast<CallBase>(GI->first.getValue()); in collectReachableCallees() local
77 } else if (RCB->isIndirectCall()) { in collectReachableCallees()
78 auto *RCBFTy = RCB->getFunctionType(); in collectReachableCallees()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetRegisterInfo.h252 regclass_iterator RCB,
712 const TargetRegisterClass *RCB, unsigned SubB,
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonGenInsert.cpp837 RegisterCellBitCompareSel RCB(VR, S+L, L, BVO, *CMS); in findRecordInsertForms() local
838 iterator NewB = std::lower_bound(B, E, VR, RCB); in findRecordInsertForms()
839 iterator NewE = std::upper_bound(NewB, E, VR, RCB); in findRecordInsertForms()
/freebsd-13.1/share/misc/
H A Dpci_vendors24088 # Root Complex B (RCB)
24090 # RCB port 0
24092 # RCB port 1
24094 # RCB port 2
24096 # RCB port 3
24098 # RCB port 4
24100 # RCB port 5
24102 # RCB port 6
24104 # RCB port 7
34084 0047 VPX-RCB