Home
last modified time | relevance | path

Searched refs:PRIVATE_ADDRESS (Results 1 – 20 of 20) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUTargetTransformInfo.cpp180 if (AS == AMDGPUAS::PRIVATE_ADDRESS) in getUnrollingPreferences()
190 if (AS == AMDGPUAS::PRIVATE_ADDRESS) { in getUnrollingPreferences()
372 if (AddrSpace == AMDGPUAS::PRIVATE_ADDRESS) in getLoadStoreVecRegBitWidth()
385 if (AddrSpace == AMDGPUAS::PRIVATE_ADDRESS) { in isLegalToVectorizeMemChain()
967 return Load->getPointerAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS || in isSourceOfDivergence()
1086 AMDGPUAS::LOCAL_ADDRESS : AMDGPUAS::PRIVATE_ADDRESS; in rewriteIntrinsicWithAddressSpace()
1204 if (!Ty || (Ty->getAddressSpace() != AMDGPUAS::PRIVATE_ADDRESS && in adjustInliningThreshold()
1272 if (AddrSpace == AMDGPUAS::PRIVATE_ADDRESS) in getLoadStoreVecRegBitWidth()
1289 return (AddrSpace != AMDGPUAS::PRIVATE_ADDRESS); in isLegalToVectorizeMemChain()
H A DAMDGPUAliasAnalysis.cpp92 (asB == AMDGPUAS::LOCAL_ADDRESS || asB == AMDGPUAS::PRIVATE_ADDRESS)) { in alias()
H A DR600ISelLowering.cpp1055 assert(Store->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS); in lowerPrivateTruncStore()
1088 MachinePointerInfo PtrInfo(AMDGPUAS::PRIVATE_ADDRESS); in lowerPrivateTruncStore()
1156 if ((AS == AMDGPUAS::LOCAL_ADDRESS || AS == AMDGPUAS::PRIVATE_ADDRESS || in LowerSTORE()
1159 if ((AS == AMDGPUAS::PRIVATE_ADDRESS) && TruncatingStore) { in LowerSTORE()
1237 if (AS != AMDGPUAS::PRIVATE_ADDRESS) in LowerSTORE()
1319 MachinePointerInfo PtrInfo(AMDGPUAS::PRIVATE_ADDRESS); in lowerPrivateExtLoad()
1357 if (AS == AMDGPUAS::PRIVATE_ADDRESS && in LowerLOAD()
1368 LoadNode->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS) && in LowerLOAD()
1426 if (LoadNode->getAddressSpace() != AMDGPUAS::PRIVATE_ADDRESS) { in LowerLOAD()
1569 if ((AS == AMDGPUAS::LOCAL_ADDRESS || AS == AMDGPUAS::PRIVATE_ADDRESS)) { in canMergeStoresTo()
H A DAMDGPUAnnotateKernelFeatures.cpp81 return SrcAS == AMDGPUAS::LOCAL_ADDRESS || SrcAS == AMDGPUAS::PRIVATE_ADDRESS; in castRequiresQueuePtr()
H A DAMDGPU.h387 PRIVATE_ADDRESS = 5, ///< Address space for private memory. enumerator
H A DAMDGPUAttributor.cpp81 return SrcAS == AMDGPUAS::LOCAL_ADDRESS || SrcAS == AMDGPUAS::PRIVATE_ADDRESS; in castRequiresQueuePtr()
H A DSIRegisterInfo.cpp676 return !TII->isLegalFLATOffset(FullOffset, AMDGPUAS::PRIVATE_ADDRESS, in needsFrameBaseReg()
760 assert(TII->isLegalFLATOffset(NewOffset, AMDGPUAS::PRIVATE_ADDRESS, in resolveFrameIndex()
792 return TII->isLegalFLATOffset(NewOffset, AMDGPUAS::PRIVATE_ADDRESS, in isFrameOffsetLegal()
1087 IsFlat ? TII->isLegalFLATOffset(MaxOffset, AMDGPUAS::PRIVATE_ADDRESS, in buildSpillLoadStore()
1699 if (TII->isLegalFLATOffset(NewOffset, AMDGPUAS::PRIVATE_ADDRESS, in eliminateFrameIndex()
H A DAMDGPUHSAMetadataStreamer.cpp97 case AMDGPUAS::PRIVATE_ADDRESS: in getAddressSpaceQualifier()
517 case AMDGPUAS::PRIVATE_ADDRESS: in getAddressSpaceQualifier()
H A DAMDGPUPromoteAlloca.cpp512 Type *VecPtrTy = VectorTy->getPointerTo(AMDGPUAS::PRIVATE_ADDRESS); in tryPromoteAllocaToVector()
533 Type *VecPtrTy = VectorTy->getPointerTo(AMDGPUAS::PRIVATE_ADDRESS); in tryPromoteAllocaToVector()
H A DAMDGPUCallLowering.cpp100 LLT::pointer(AMDGPUAS::PRIVATE_ADDRESS, 32), FI); in getStackAddress()
182 const LLT PtrTy = LLT::pointer(AMDGPUAS::PRIVATE_ADDRESS, 32); in getStackAddress()
H A DAMDGPULegalizerInfo.cpp245 case AMDGPUAS::PRIVATE_ADDRESS: in maxSizeForAddrSpace()
487 const LLT PrivatePtr = GetAddrSpacePtr(AMDGPUAS::PRIVATE_ADDRESS); in AMDGPULegalizerInfo()
1778 assert(AS == AMDGPUAS::LOCAL_ADDRESS || AS == AMDGPUAS::PRIVATE_ADDRESS); in getSegmentAperture()
1878 DestAS == AMDGPUAS::PRIVATE_ADDRESS); in legalizeAddrSpaceCast()
1895 if (SrcAS != AMDGPUAS::LOCAL_ADDRESS && SrcAS != AMDGPUAS::PRIVATE_ADDRESS) in legalizeAddrSpaceCast()
4969 return legalizeIsAddrSpace(MI, MRI, B, AMDGPUAS::PRIVATE_ADDRESS); in legalizeIntrinsic()
H A DSIISelLowering.cpp1393 } else if (AS == AMDGPUAS::PRIVATE_ADDRESS) { in isLegalAddressingMode()
1429 } else if (AS == AMDGPUAS::PRIVATE_ADDRESS) { in canMergeStoresTo()
1491 if (AddrSpace == AMDGPUAS::PRIVATE_ADDRESS) { in allowsMisalignedMemoryAccessesImpl()
1588 AS == AMDGPUAS::PRIVATE_ADDRESS; in isNonGlobalAddrSpace()
5386 DestAS == AMDGPUAS::PRIVATE_ADDRESS) { in lowerADDRSPACECAST()
5402 SrcAS == AMDGPUAS::PRIVATE_ADDRESS) { in lowerADDRSPACECAST()
5752 GSD->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS) { in LowerGlobalAddress()
6749 AMDGPUAS::LOCAL_ADDRESS : AMDGPUAS::PRIVATE_ADDRESS; in LowerINTRINSIC_WO_CHAIN()
8132 AMDGPUAS::PRIVATE_ADDRESS : AMDGPUAS::GLOBAL_ADDRESS; in LowerLOAD()
8177 if (AS == AMDGPUAS::PRIVATE_ADDRESS) { in LowerLOAD()
[all …]
H A DAMDGPUISelDAGToDAG.cpp1594 AMDGPUTargetMachine::getNullPointerValue(AMDGPUAS::PRIVATE_ADDRESS); in SelectMUBUFScratchOffen()
1993 if (!TII->isLegalFLATOffset(COffsetVal, AMDGPUAS::PRIVATE_ADDRESS, in SelectScratchSAddr()
1997 COffsetVal, AMDGPUAS::PRIVATE_ADDRESS, SIInstrFlags::FlatScratch); in SelectScratchSAddr()
H A DAMDGPUTargetMachine.cpp789 AddrSpace == AMDGPUAS::PRIVATE_ADDRESS || in getNullPointerValue()
H A DSIMemoryLegalizer.cpp613 if (AS == AMDGPUAS::PRIVATE_ADDRESS) in toSIAtomicAddrSpace()
H A DR600InstrInfo.cpp1483 return AMDGPUAS::PRIVATE_ADDRESS; in getAddressSpaceForPseudoSourceKind()
H A DAMDGPULibCalls.cpp1343 if (PTy->getPointerAddressSpace() != AMDGPUAS::PRIVATE_ADDRESS) in fold_sincos()
H A DAMDGPUInstructionSelector.cpp3689 TII.isLegalFLATOffset(ConstOffset, AMDGPUAS::PRIVATE_ADDRESS, in selectScratchSAddr()
3748 Offset != TM.getNullPointerValue(AMDGPUAS::PRIVATE_ADDRESS)) { in selectMUBUFScratchOffen()
H A DSIInstrInfo.cpp2723 return AMDGPUAS::PRIVATE_ADDRESS; in getAddressSpaceForPseudoSourceKind()
7102 (*MI.memoperands_begin())->getAddrSpace() == AMDGPUAS::PRIVATE_ADDRESS); in isStackAccess()
H A DAMDGPURegisterBankInfo.cpp546 AS != AMDGPUAS::PRIVATE_ADDRESS) && in getInstrAlternativeMappings()