Searched refs:NotOpc (Results 1 – 3 of 3) sorted by relevance
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 108 unsigned NotOpc; member
125 NotOpc = AMDGPU::S_NOT_B32; in SGPRSpillBuilder()
129 NotOpc = AMDGPU::S_NOT_B64; in SGPRSpillBuilder()
204 auto I = BuildMI(MBB, MI, DL, TII.get(NotOpc), ExecReg).addReg(ExecReg); in prepare()
238 auto I = BuildMI(MBB, MI, DL, TII.get(NotOpc), ExecReg).addReg(ExecReg); in restore()
264 BuildMI(MBB, MI, DL, TII.get(NotOpc), ExecReg).addReg(ExecReg); in readWriteTmpVGPR()
266 BuildMI(MBB, MI, DL, TII.get(NotOpc), ExecReg).addReg(ExecReg); in readWriteTmpVGPR()
|
| H A D | SIInstrInfo.cpp | 1797 unsigned NotOpc = ST.isWave32() ? AMDGPU::S_NOT_B32 : AMDGPU::S_NOT_B64; in expandPostRAPseudo() local
1799 auto FirstNot = BuildMI(MBB, MI, DL, get(NotOpc), Exec).addReg(Exec); in expandPostRAPseudo()
1803 BuildMI(MBB, MI, DL, get(NotOpc), Exec) in expandPostRAPseudo()
1809 unsigned NotOpc = ST.isWave32() ? AMDGPU::S_NOT_B32 : AMDGPU::S_NOT_B64; in expandPostRAPseudo() local
1811 auto FirstNot = BuildMI(MBB, MI, DL, get(NotOpc), Exec).addReg(Exec); in expandPostRAPseudo()
1817 BuildMI(MBB, MI, DL, get(NotOpc), Exec) in expandPostRAPseudo()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 3727 unsigned NotOpc = Pred == ICmpInst::ICMP_NE ? AArch64::NOTv8i8 : 0; in selectVectorICmp() local
3729 NotOpc = NotOpc ? AArch64::NOTv16i8 : 0; in selectVectorICmp()
3738 if (NotOpc) { in selectVectorICmp()
3739 Cmp = MIB.buildInstr(NotOpc, {DstReg}, {Cmp}); in selectVectorICmp()
|