| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/XCore/ |
| H A D | XCoreSelectionDAGInfo.cpp | 25 DAG.MaskedValueIsZero(Size, APInt(SizeBitWidth, 3))) { in EmitTargetCodeForMemcpy()
|
| H A D | XCoreISelLowering.cpp | 658 if (DAG.MaskedValueIsZero(Mul.getOperand(0), HighMask) && in TryExpandADDWithMul() 659 DAG.MaskedValueIsZero(Mul.getOperand(1), HighMask)) { in TryExpandADDWithMul() 1759 DAG.MaskedValueIsZero(Mul0, HighMask) && in PerformDAGCombine() 1760 DAG.MaskedValueIsZero(Mul1, HighMask) && in PerformDAGCombine() 1761 DAG.MaskedValueIsZero(Addend0, HighMask) && in PerformDAGCombine() 1762 DAG.MaskedValueIsZero(Addend1, HighMask)) { in PerformDAGCombine()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineShifts.cpp | 466 if (IC.MaskedValueIsZero(InnerShift->getOperand(0), Mask, 0, CxtI)) in canEvaluateShiftedShift() 921 MaskedValueIsZero(X, APInt::getHighBitsSet(SrcWidth, ShAmt), 0, &I)) in visitShl() 989 MaskedValueIsZero(Op0, APInt::getHighBitsSet(BitWidth, ShAmt), 0, &I)) { in visitShl() 1178 MaskedValueIsZero(Op0, APInt::getLowBitsSet(BitWidth, ShAmt), 0, &I)) { in visitLShr() 1343 MaskedValueIsZero(Op0, APInt::getLowBitsSet(BitWidth, ShAmt), 0, &I)) { in visitAShr() 1353 if (MaskedValueIsZero(Op0, APInt::getSignMask(BitWidth), 0, &I)) in visitAShr()
|
| H A D | InstCombineCasts.cpp | 408 if (IC.MaskedValueIsZero(I->getOperand(0), Mask, 0, CxtI) && in canEvaluateTruncated() 409 IC.MaskedValueIsZero(I->getOperand(1), Mask, 0, CxtI)) { in canEvaluateTruncated() 438 IC.MaskedValueIsZero(I->getOperand(0), ShiftedBits, 0, CxtI)) { in canEvaluateTruncated() 582 if (ShVal0 == ShVal1 || MaskedValueIsZero(L, HiBitMask)) in narrowFunnelShift() 620 if (!MaskedValueIsZero(ShVal1, HiBitMask, 0, &Trunc)) in narrowFunnelShift() 1157 if (IC.MaskedValueIsZero(I->getOperand(1), in canEvaluateZExtd() 1267 if (MaskedValueIsZero(Res, in visitZExt()
|
| H A D | InstCombineMulDivRem.cpp | 1192 if (MaskedValueIsZero(Op0, Mask, 0, &I)) { in visitSDiv() 1193 if (MaskedValueIsZero(Op1, Mask, 0, &I)) { in visitSDiv() 1554 if (MaskedValueIsZero(Op1, Mask, 0, &I) && in visitSRem() 1555 MaskedValueIsZero(Op0, Mask, 0, &I)) { in visitSRem()
|
| H A D | InstCombineInternal.h | 478 bool MaskedValueIsZero(const Value *V, const APInt &Mask, unsigned Depth = 0, 480 return llvm::MaskedValueIsZero(V, Mask, DL, Depth, &AC, CxtI, &DT);
|
| H A D | InstCombineAndOrXor.cpp | 1854 if (MaskedValueIsZero(X, NotAndMask, 0, &I)) { in visitAnd() 1860 if (!isa<Constant>(Y) && MaskedValueIsZero(Y, NotAndMask, 0, &I)) { in visitAnd() 2687 !CV->isAllOnesValue() && MaskedValueIsZero(Y, *CV, 0, &I)) { in visitOr() 2707 MaskedValueIsZero(V2, ~C1->getValue(), 0, &I)) || // (V|N) in visitOr() 2709 MaskedValueIsZero(V1, ~C1->getValue(), 0, &I)))) // (N|V) in visitOr() 2715 MaskedValueIsZero(V2, ~C2->getValue(), 0, &I)) || // (V|N) in visitOr() 2717 MaskedValueIsZero(V1, ~C2->getValue(), 0, &I)))) // (N|V) in visitOr() 3452 MaskedValueIsZero(X, *C, 0, &I)) in visitXor()
|
| H A D | InstCombineAddSub.cpp | 957 if (ShAmt && MaskedValueIsZero(X, APInt::getHighBitsSet(BitWidth, ShAmt), in foldAddWithConstant()
|
| H A D | InstCombineVectorOps.cpp | 1841 if (match(BO1, m_APInt(C)) && MaskedValueIsZero(BO0, *C, DL)) in getAlternateBinop()
|
| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/Transforms/InstCombine/ |
| H A D | InstCombiner.h | 472 bool MaskedValueIsZero(const Value *V, const APInt &Mask, unsigned Depth = 0, 474 return llvm::MaskedValueIsZero(V, Mask, DL, Depth, &AC, CxtI, &DT);
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGAddressAnalysis.cpp | 207 if (DAG.MaskedValueIsZero(Base->getOperand(0), C->getAPIntValue())) { in matchLSNode()
|
| H A D | DAGCombiner.cpp | 3180 if (!DAG.MaskedValueIsZero(LHS, UpperBits)) in getTruncatedUSUBSAT() 5152 if (DAG.MaskedValueIsZero(N0.getOperand(1), Mask)) { in visitANDLike() 5682 if (N1C && DAG.MaskedValueIsZero(SDValue(N, 0), in visitAND() 5713 if (DAG.MaskedValueIsZero(N0Op0, Mask)) { in visitAND() 5922 if (DAG.MaskedValueIsZero(N1, ExtBits) && in visitAND() 6074 !DAG.MaskedValueIsZero( in MatchBSwapHWordLow() 8156 if (DAG.MaskedValueIsZero(N1, ModuloMask)) in visitRotate() 8258 if (DAG.MaskedValueIsZero(SDValue(N, 0), in visitSHL() 8777 if (N1C && DAG.MaskedValueIsZero(SDValue(N, 0), in visitSRL() 8994 if (DAG.MaskedValueIsZero( in visitFunnelShift() [all …]
|
| H A D | TargetLowering.cpp | 3830 if (DAG.MaskedValueIsZero(N0, in SimplifySetCC() 4028 DAG.MaskedValueIsZero(LHS, HiBits)) { in SimplifySetCC() 4036 DAG.MaskedValueIsZero(RHS, HiBits)) { in SimplifySetCC() 4288 if (DAG.MaskedValueIsZero(N0.getOperand(0), ~LHSR->getAPIntValue())) in SimplifySetCC() 6338 if (DAG.MaskedValueIsZero(LHS, HighMask) && in expandMUL_LOHI() 6339 DAG.MaskedValueIsZero(RHS, HighMask)) { in expandMUL_LOHI()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelDAGToDAG.cpp | 229 CurDAG->MaskedValueIsZero(N.getOperand(0), CN->getAPIntValue())) { in MatchAddress()
|
| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/Analysis/ |
| H A D | ValueTracking.h | 186 bool MaskedValueIsZero(const Value *V, const APInt &Mask,
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZOperators.td | 656 return CurDAG->MaskedValueIsZero(N->getOperand(0), 664 return CurDAG->MaskedValueIsZero(N->getOperand(1),
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyInstrMemory.td | 32 return CurDAG->MaskedValueIsZero(N->getOperand(0), CN->getAPIntValue());
|
| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAG.h | 1705 bool MaskedValueIsZero(SDValue Op, const APInt &Mask, 1711 bool MaskedValueIsZero(SDValue Op, const APInt &Mask,
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | BasicAliasAnalysis.cpp | 337 if (!MaskedValueIsZero(BOp->getOperand(0), RHSC->getValue(), DL, 0, AC, in GetLinearExpression()
|
| H A D | ValueTracking.cpp | 358 static bool MaskedValueIsZero(const Value *V, const APInt &Mask, unsigned Depth, 361 bool llvm::MaskedValueIsZero(const Value *V, const APInt &Mask, in MaskedValueIsZero() function in llvm 365 return ::MaskedValueIsZero( in MaskedValueIsZero() 2807 bool MaskedValueIsZero(const Value *V, const APInt &Mask, unsigned Depth, in MaskedValueIsZero() function
|
| H A D | InstructionSimplify.cpp | 2329 if (MaskedValueIsZero(N, *C2, Q.DL, 0, Q.AC, Q.CxtI, Q.DT)) in SimplifyOrInst() 2336 if (MaskedValueIsZero(N, *C1, Q.DL, 0, Q.AC, Q.CxtI, Q.DT)) in SimplifyOrInst() 5421 if (MaskedValueIsZero(Op0, APInt::getHighBitsSet(BitWidth, BitWidth - 1), in simplifyUnaryIntrinsic()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 1491 if (CurDAG->MaskedValueIsZero(N, Mask)) { in selectZExti32()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstCombineIntrinsic.cpp | 359 if (llvm::MaskedValueIsZero(Amt, UpperBits, in simplifyX86varShift()
|
| H A D | X86ISelDAGToDAG.cpp | 2421 if (!CurDAG->MaskedValueIsZero(Shl.getOperand(0), HighZeros)) in matchAddressRecursively() 4020 if (CurDAG->MaskedValueIsZero(N->getOperand(0), NeededMask)) in tryShrinkShlLogicImm() 4293 if (!CurDAG->MaskedValueIsZero(And0, HighZeros)) in shrinkAndImmediate()
|
| H A D | X86ISelLowering.cpp | 22575 DAG.MaskedValueIsZero(Op0, APInt::getHighBitsSet(64, 32))) { in EmitCmp() 37916 if (DAG.MaskedValueIsZero(In, Mask)) { in combineTargetShuffle() 43362 if (!DAG.MaskedValueIsZero(N1, Mask17) || in combineMulToPMADDWD() 43363 !DAG.MaskedValueIsZero(N0, Mask17)) in combineMulToPMADDWD() 43407 if (DAG.MaskedValueIsZero(N0, Mask) && DAG.MaskedValueIsZero(N1, Mask)) { in combineMulToPMULDQ() 44848 if (DAG.MaskedValueIsZero(N->getOperand(1), HiMask) || in combineAnd() 44849 DAG.MaskedValueIsZero(N->getOperand(0), HiMask)) { in combineAnd() 45279 DAG.MaskedValueIsZero(N0, APInt(1, 1), UpperElts)) { in combineOr() 45288 DAG.MaskedValueIsZero(N1, APInt(1, 1), UpperElts)) { in combineOr() 48502 if ((N00.isUndef() || DAG.MaskedValueIsZero(N00, ZeroMask)) && in combineZext() [all …]
|