Home
last modified time | relevance | path

Searched refs:Main (Results 1 – 25 of 134) sorted by relevance

123456

/freebsd-13.1/contrib/llvm-project/llvm/lib/Analysis/
H A DStratifiedSets.h345 bool add(const T &Main) { in add() argument
346 if (get(Main).hasValue()) in add()
350 return addAtMerging(Main, NewIndex); in add()
357 assert(has(Main)); in addAbove()
358 auto Index = *indexOf(Main); in addAbove()
370 assert(has(Main)); in addBelow()
371 auto Index = *indexOf(Main); in addBelow()
380 assert(has(Main)); in addWith()
381 auto MainIndex = *indexOf(Main); in addWith()
386 assert(has(Main)); in noteAttributes()
[all …]
/freebsd-13.1/sys/contrib/device-tree/Bindings/sound/
H A Domap-abe-twl6040.txt27 * Main Handset Mic
49 * Main Mic Bias
83 "MAINMIC", "Main Handset Mic",
84 "Main Handset Mic", "Main Mic Bias",
86 "Sub Handset Mic", "Main Mic Bias",
H A Dsamsung,tm2-audio.txt20 board: HP, SPK, Main Mic, Sub Mic, Third Mic,
22 - mic-bias-gpios : GPIO pin that enables the Main Mic bias regulator
40 "Main Mic", "MICBIAS2",
41 "IN1R", "Main Mic";
H A Dsamsung,midas-audio.yaml45 on the board: HP, SPK, Main Mic, Sub Mic, Headset Mic.
48 description: Supply for the micbias on the Main microphone
95 "IN1LP", "Main Mic",
96 "IN1LN", "Main Mic",
H A Dsamsung,aries-wm8994.yaml51 For samsung,aries-wm8994: HP, SPK, RCV, LINE, Main Mic, Headset Mic,
53 For samsung,fascinate4g-wm8994: HP, SPK, RCV, LINE, Main Mic,
130 "IN1LP", "Main Mic",
131 "IN1LN", "Main Mic",
H A Domap-twl4030.txt24 * Main Mic
52 * Mic Bias 1 /* Used for Main Mic or Digimic0 */
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyFixFunctionBitcasts.cpp239 Function *Main = nullptr; in runOnModule() local
257 Main = &F; in runOnModule()
269 ConstantExpr::getBitCast(Main, PointerType::get(MainTy, 0)); in runOnModule()
308 Main->setName("__original_main"); in runOnModule()
312 if (Main->isDeclaration()) { in runOnModule()
320 MainWrapper->setLinkage(Main->getLinkage()); in runOnModule()
321 MainWrapper->setVisibility(Main->getVisibility()); in runOnModule()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/ExecutionEngine/Orc/
H A DLLJIT.h71 JITDylib &getMainJITDylib() { return *Main; } in getMainJITDylib()
97 return addIRModule(*Main, std::move(TSM)); in addIRModule()
108 return addObjectFile(*Main, std::move(Obj)); in addObjectFile()
127 return lookupLinkerMangled(*Main, Name); in lookupLinkerMangled()
137 return lookup(*Main, UnmangledName); in lookup()
205 JITDylib *Main = nullptr; variable
239 return addLazyIRModule(*Main, std::move(M)); in addLazyIRModule()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonVectorCombine.cpp266 for (Instruction *I : MG.Main) in operator <<()
578 Instruction *Base = Move.Main.front(); in createLoadGroups()
595 Move.Main.push_back(Info.Inst); in createLoadGroups()
631 Instruction *Base = Move.Main.front(); in createStoreGroups()
636 Move.Main.push_back(Info.Inst); in createStoreGroups()
657 Instruction *Where = Move.Main.front(); in move()
664 ArrayRef<Instruction *> Main(Move.Main); in move() local
674 ArrayRef<Instruction *> Main(Move.Main); in move() local
712 std::set<Instruction *> TestSet(Move.Main.begin(), Move.Main.end()); in realignGroup()
732 Instruction *TopIn = Move.IsLoad ? Move.Main.front() : Move.Main.back(); in realignGroup()
[all …]
/freebsd-13.1/contrib/googletest/googlemock/test/
H A Dgmock_test_utils.py105 def Main(): function
108 gtest_test_utils.Main()
/freebsd-13.1/contrib/llvm-project/llvm/lib/ExecutionEngine/Orc/TargetProcess/
H A DTargetExecutionUtils.cpp16 int runAsMain(int (*Main)(int, char *[]), ArrayRef<std::string> Args, in runAsMain()
39 return Main(Args.size() + !!ProgramName, ArgV.data()); in runAsMain()
/freebsd-13.1/sys/contrib/device-tree/Bindings/bus/
H A Dbaikal,bt1-axi.yaml17 called AXI Main Interconnect) routing IO requests from one block to
57 - description: Main Interconnect uplink reference clock
65 - description: Main Interconnect reset line
/freebsd-13.1/sys/contrib/device-tree/Bindings/phy/
H A Dallwinner,sun9i-a80-usb-phy.yaml25 - description: Main PHY Clock
28 - description: Main PHY clock
/freebsd-13.1/cddl/contrib/opensolaris/cmd/dtrace/test/cmd/jdtrace/manifest/
H A Djdtrace.jar-manifest2 Main-Class: JDTrace
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/ExecutionEngine/Orc/TargetProcess/
H A DTargetExecutionUtils.h32 int runAsMain(int (*Main)(int, char *[]), ArrayRef<std::string> Args,
/freebsd-13.1/sys/contrib/device-tree/Bindings/arc/
H A Daxs101.txt4 SDP Main Board with an AXC001 CPU Card hoisting ARC700 core in silicon
H A Daxs103.txt4 SDP Main Board with an AXC003 FPGA Card which can contain various flavours of
/freebsd-13.1/contrib/ntp/
H A DREADME.bk3 http://support.ntp.org/Main/SoftwareDevelopment
/freebsd-13.1/contrib/googletest/googletest/test/
H A Dgoogletest-param-test-invalid-name2-test.py62 gtest_test_utils.Main()
H A Dgoogletest-param-test-invalid-name1-test.py63 gtest_test_utils.Main()
H A Dgoogletest-uninitialized-test.py67 gtest_test_utils.Main()
H A Dgtest_testbridge_test.py63 gtest_test_utils.Main()
/freebsd-13.1/sys/contrib/device-tree/Bindings/soc/mediatek/
H A Dpwrap.txt32 "pwrap": Main registers base
41 "wrap": Main module clock
/freebsd-13.1/sys/contrib/device-tree/src/arc/
H A Daxs103.dts7 * Device Tree for AXS103 SDP with AXS10X Main Board and
/freebsd-13.1/sys/contrib/libsodium/packaging/dotnet-core/recipes/
H A Dtest9 static int Main()

123456