Home
last modified time | relevance | path

Searched refs:MachineInstr (Results 1 – 25 of 724) sorted by relevance

12345678910>>...29

/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DCombinerHelper.h33 class MachineInstr; variable
44 MachineInstr *MI;
65 MachineInstr *Logic;
66 MachineInstr *Shift2;
131 bool isPredecessor(const MachineInstr &DefMI, const MachineInstr &UseMI);
139 bool dominates(const MachineInstr &DefMI, const MachineInstr &UseMI);
162 bool matchCombineDivRem(MachineInstr &MI, MachineInstr *&OtherMI);
163 void applyCombineDivRem(MachineInstr &MI, MachineInstr *&OtherMI);
167 bool matchOptBrCondByInvertingCond(MachineInstr &MI, MachineInstr *&BrCond);
507 bool matchExtendThroughPhis(MachineInstr &MI, MachineInstr *&ExtMI);
[all …]
H A DLegalizerHelper.h368 LegalizeResult lowerRotate(MachineInstr &MI);
371 LegalizeResult lowerUITOFP(MachineInstr &MI);
372 LegalizeResult lowerSITOFP(MachineInstr &MI);
373 LegalizeResult lowerFPTOUI(MachineInstr &MI);
374 LegalizeResult lowerFPTOSI(MachineInstr &MI);
378 LegalizeResult lowerFPOWI(MachineInstr &MI);
380 LegalizeResult lowerMinMax(MachineInstr &MI);
383 LegalizeResult lowerFMad(MachineInstr &MI);
385 LegalizeResult lowerFFloor(MachineInstr &MI);
392 LegalizeResult lowerInsert(MachineInstr &MI);
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonInstrInfo.h34 class MachineInstr; variable
72 const MachineInstr &MI,
79 const MachineInstr &MI,
208 const MachineInstr &LdSt,
230 bool PredicateInstruction(MachineInstr &MI,
357 bool isDuplexPair(const MachineInstr &MIa, const MachineInstr &MIb) const;
395 bool isSolo(const MachineInstr &MI) const;
397 bool isTC1(const MachineInstr &MI) const;
398 bool isTC2(const MachineInstr &MI) const;
400 bool isTC4x(const MachineInstr &MI) const;
[all …]
H A DHexagonVLIWPacketizer.h23 class MachineInstr; variable
29 std::vector<MachineInstr *> OldPacketMIs;
137 bool useCallersSP(MachineInstr &MI);
138 void useCalleesSP(MachineInstr &MI);
141 bool arePredicatesComplements(MachineInstr &MI1, MachineInstr &MI2);
144 bool isCurifiable(MachineInstr &MI);
145 bool cannotCoexist(const MachineInstr &MI, const MachineInstr &MJ);
154 bool hasDeadDependence(const MachineInstr &I, const MachineInstr &J);
155 bool hasControlDependence(const MachineInstr &I, const MachineInstr &J);
156 bool hasRegMaskDependence(const MachineInstr &I, const MachineInstr &J);
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DGCNHazardRecognizer.h25 class MachineInstr; variable
44 MachineInstr *CurrCycleInstr;
45 std::list<MachineInstr*> EmittedInstrs;
75 int checkSMRDHazards(MachineInstr *SMRD);
76 int checkVMEMHazards(MachineInstr* VMEM);
77 int checkDPPHazards(MachineInstr *DPP);
82 int checkVALUHazards(MachineInstr *VALU);
85 int checkRFEHazards(MachineInstr *RFE);
90 void fixHazards(MachineInstr *MI);
97 int checkMAIHazards(MachineInstr *MI);
[all …]
H A DAMDGPUInstructionSelector.h42 class MachineInstr; variable
62 bool select(MachineInstr &I) override;
71 const MachineInstr &GEP;
95 bool selectCOPY(MachineInstr &I) const;
96 bool selectPHI(MachineInstr &I) const;
97 bool selectG_TRUNC(MachineInstr &I) const;
100 bool selectG_FNEG(MachineInstr &I) const;
101 bool selectG_FABS(MachineInstr &I) const;
118 bool selectBallot(MachineInstr &I) const;
134 bool selectG_ICMP(MachineInstr &I) const;
[all …]
H A DAMDGPULegalizerInfo.h47 bool legalizeFrint(MachineInstr &MI, MachineRegisterInfo &MRI,
49 bool legalizeFceil(MachineInstr &MI, MachineRegisterInfo &MRI,
51 bool legalizeFrem(MachineInstr &MI, MachineRegisterInfo &MRI,
55 bool legalizeITOFP(MachineInstr &MI, MachineRegisterInfo &MRI,
57 bool legalizeFPTOI(MachineInstr &MI, MachineRegisterInfo &MRI,
67 bool legalizeSinCos(MachineInstr &MI, MachineRegisterInfo &MRI,
78 bool legalizeFMad(MachineInstr &MI, MachineRegisterInfo &MRI,
83 bool legalizeFlog(MachineInstr &MI, MachineIRBuilder &B,
116 bool legalizeFDIV(MachineInstr &MI, MachineRegisterInfo &MRI,
172 MachineInstr &MI, MachineIRBuilder &B,
[all …]
H A DSIInstrInfo.h75 void swapOperands(MachineInstr &Inst) const;
95 MachineInstr &Inst,
138 bool swapSourceModifiers(MachineInstr &MI,
142 MachineInstr *commuteInstructionImpl(MachineInstr &MI, bool NewMI,
190 const MachineInstr &LdSt,
241 std::pair<MachineInstr*, MachineInstr*>
242 expandMovDPP64(MachineInstr &MI) const;
327 bool FoldImmediate(MachineInstr &UseMI, MachineInstr &DefMI, Register Reg,
848 bool canShrink(const MachineInstr &MI,
851 MachineInstr *buildShrunkInst(MachineInstr &MI,
[all …]
H A DR600InstrInfo.h35 class MachineInstr; variable
95 bool isTransOnly(const MachineInstr &MI) const;
97 bool isVectorOnly(const MachineInstr &MI) const;
101 bool usesVertexCache(const MachineInstr &MI) const;
103 bool usesTextureCache(const MachineInstr &MI) const;
106 bool usesAddressRegister(MachineInstr &MI) const;
108 bool readsLDSSrcReg(const MachineInstr &MI) const;
120 getSrcs(MachineInstr &MI) const;
157 bool isVector(const MachineInstr &MI) const;
203 bool PredicateInstruction(MachineInstr &MI,
[all …]
H A DAMDGPURegisterBankInfo.h52 MachineInstr &MI,
63 MachineInstr &MI,
66 bool executeInWaterfallLoop(MachineInstr &MI,
72 bool applyMappingDynStackAlloc(MachineInstr &MI,
75 bool applyMappingLoad(MachineInstr &MI,
79 applyMappingImage(MachineInstr &MI,
102 getInstrMappingForLoad(const MachineInstr &MI) const;
152 bool isSALUMapping(const MachineInstr &MI) const;
157 const MachineInstr &MI) const;
183 bool foldExtractEltToCmpSelect(MachineInstr &MI,
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetInstrInfo.h166 virtual MachineInstr *commuteInstructionImpl(MachineInstr &MI, bool NewMI,
442 MachineInstr *
770 MachineInstr *IndVar, MachineInstr &Cmp, in reduceLoopCount()
945 virtual MachineInstr *optimizeSelect(MachineInstr &MI,
1098 MachineInstr *foldMemoryOperand(MachineInstr &MI, ArrayRef<unsigned> Ops,
1105 MachineInstr *foldMemoryOperand(MachineInstr &MI, ArrayRef<unsigned> Ops,
1176 void reassociateOps(MachineInstr &Root, MachineInstr &Prev,
1187 virtual void setSpecialOperandAttr(MachineInstr &OldMI1, MachineInstr &OldMI2, in setSpecialOperandAttr()
1206 virtual MachineInstr *
1561 virtual MachineInstr *optimizeLoadInstr(MachineInstr &MI, in optimizeLoadInstr()
[all …]
H A DReachingDefAnalysis.h34 class MachineInstr; variable
94 DenseMap<MachineInstr *, int> InstIds;
145 bool hasSameReachingDef(MachineInstr *A, MachineInstr *B,
159 MachineInstr *getUniqueReachingMIDef(MachineInstr *MI,
164 MachineInstr *getMIOperand(MachineInstr *MI, unsigned Idx) const;
168 MachineInstr *getMIOperand(MachineInstr *MI, MachineOperand &MO) const;
213 bool isSafeToMoveForwards(MachineInstr *From, MachineInstr *To) const;
216 bool isSafeToMoveBackwards(MachineInstr *From, MachineInstr *To) const;
257 void processDefs(MachineInstr *);
261 bool isSafeToMove(MachineInstr *From, MachineInstr *To) const;
[all …]
H A DModuloSchedule.h73 class MachineInstr; variable
89 DenseMap<MachineInstr *, int> Cycle;
133 int getStage(MachineInstr *MI) { in getStage()
139 int getCycle(MachineInstr *MI) { in getCycle()
166 using InstrMapTy = DenseMap<MachineInstr *, MachineInstr *>;
211 void updateMemOperands(MachineInstr &NewMI, MachineInstr &OldMI,
213 MachineInstr *cloneInstr(MachineInstr *OldMI, unsigned CurStageNum,
215 MachineInstr *cloneAndChangeInstr(MachineInstr *OldMI, unsigned CurStageNum,
318 DenseMap<MachineInstr *, MachineInstr *> CanonicalMIs;
319 DenseMap<std::pair<MachineBasicBlock *, MachineInstr *>, MachineInstr *>
[all …]
H A DLiveVariables.h89 std::vector<MachineInstr*> Kills;
94 bool removeKill(MachineInstr &MI) { in removeKill()
135 std::vector<MachineInstr *> PhysRegDef;
140 std::vector<MachineInstr *> PhysRegUse;
146 DenseMap<MachineInstr*, unsigned> DistanceMap;
156 void HandlePhysRegUse(Register Reg, MachineInstr &MI);
157 void HandlePhysRegDef(Register Reg, MachineInstr *MI,
163 MachineInstr *FindLastRefOrPartRef(Register Reg);
168 MachineInstr *FindLastPartialDef(Register Reg,
194 MachineInstr &NewMI);
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrInfo.h33 AC_EVEX_2_VEX = MachineInstr::TAsmComments
53 CondCode getCondFromCMov(const MachineInstr &MI);
239 const MachineInstr &Orig,
336 const MachineInstr &LdSt,
383 MachineInstr *
393 MachineInstr *foldMemoryOperandImpl(
482 MachineInstr *foldMemoryOperandImpl(MachineFunction &MF, MachineInstr &MI,
504 void setSpecialOperandAttr(MachineInstr &OldMI1, MachineInstr &OldMI2,
530 MachineInstr *optimizeLoadInstr(MachineInstr &MI,
580 MachineInstr *commuteInstructionImpl(MachineInstr &MI, bool NewMI,
[all …]
H A DX86FastTileConfig.cpp48 MachineInstr *getTileConfigPoint();
55 bool isTileLoad(MachineInstr &MI);
56 bool isTileStore(MachineInstr &MI);
57 bool isAMXInstr(MachineInstr &MI);
58 void getTileStoreShape(MachineInstr &MI,
61 MachineInstr *getKeyAMXInstr(MachineInstr *MI);
62 void getTileShapesCfg(MachineInstr *MI,
143 MachineInstr *X86FastTileConfig::getKeyAMXInstr(MachineInstr *MI) { in getKeyAMXInstr()
146 MachineInstr *KeyMI = nullptr; in getKeyAMXInstr()
191 MachineInstr *MI, std::map<unsigned, MachineInstr *> &RowCfgs, in getShapeCfgInstrs()
[all …]
H A DX86AsmPrinter.h82 void LowerSTACKMAP(const MachineInstr &MI);
83 void LowerPATCHPOINT(const MachineInstr &MI, X86MCInstLower &MCIL);
84 void LowerSTATEPOINT(const MachineInstr &MI, X86MCInstLower &MCIL);
91 void LowerPATCHABLE_FUNCTION_ENTER(const MachineInstr &MI,
96 void LowerPATCHABLE_TYPED_EVENT_CALL(const MachineInstr &MI,
102 void EmitSEHInstruction(const MachineInstr *MI);
106 void PrintModifiedOperand(const MachineInstr *MI, unsigned OpNo,
109 void PrintLeaMemReference(const MachineInstr *MI, unsigned OpNo,
129 void emitInstruction(const MachineInstr *MI) override;
136 bool PrintAsmOperand(const MachineInstr *MI, unsigned OpNo,
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.h209 bool simplifyToLI(MachineInstr &MI, MachineInstr &DefMI,
213 bool transformToNewImmFormFedByAdd(MachineInstr &MI, MachineInstr &DefMI,
230 MachineInstr *getForwardingDefMI(MachineInstr &MI,
278 MachineInstr *commuteInstructionImpl(MachineInstr &MI, bool NewMI,
392 void setSpecialOperandAttr(MachineInstr &OldMI1, MachineInstr &OldMI2,
477 bool FoldImmediate(MachineInstr &UseMI, MachineInstr &DefMI, Register Reg,
480 bool onlyFoldImmediate(MachineInstr &UseMI, MachineInstr &DefMI,
613 bool combineRLWINM(MachineInstr &MI, MachineInstr **ToErase = nullptr) const;
639 void fixupIsDeadOrKill(MachineInstr *StartMI, MachineInstr *EndMI,
650 MachineInstr *getDefMIPostRA(unsigned Reg, MachineInstr &MI,
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsRegisterBankInfo.h125 SmallVector<MachineInstr *, 2> DefUses;
126 SmallVector<MachineInstr *, 2> UseDefs;
136 MachineInstr *skipCopiesOutgoing(MachineInstr *MI) const;
143 MachineInstr *skipCopiesIncoming(MachineInstr *MI) const;
156 DenseMap<const MachineInstr *, SmallVector<const MachineInstr *, 2>>
159 DenseMap<const MachineInstr *, InstType> Types;
162 bool visit(const MachineInstr *MI, const MachineInstr *WaitingForTypeOfMI,
166 bool visitAdjacentInstrs(const MachineInstr *MI,
181 void startVisit(const MachineInstr *MI) { in startVisit()
203 const SmallVectorImpl<const MachineInstr *> &
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64InstrInfo.h67 static bool isGPRZero(const MachineInstr &MI);
70 static bool isGPRCopy(const MachineInstr &MI);
73 static bool isFPRCopy(const MachineInstr &MI);
94 static int getMemScale(const MachineInstr &MI) { in getMemScale()
99 static bool isPreLd(const MachineInstr &MI);
102 static bool isPreSt(const MachineInstr &MI);
105 static bool isPreLdSt(const MachineInstr &MI);
121 static void suppressLdStPair(MachineInstr &MI);
184 MachineInstr *
247 getMachineCombinerPatterns(MachineInstr &Root,
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCOptAddrMode.cpp66 MachineInstr *tryToCombine(MachineInstr &Ldst);
74 bool canHoistLoadStoreTo(MachineInstr *Ldst, MachineInstr *To);
78 bool canSinkLoadStoreTo(MachineInstr *Ldst, MachineInstr *To);
84 MachineInstr *canJoinInstructions(MachineInstr *Ldst, MachineInstr *Add,
188 MachineInstr *ARCOptAddrMode::tryToCombine(MachineInstr &Ldst) { in tryToCombine()
236 LLVM_DEBUG(MachineInstr *First = &Ldst; MachineInstr *Last = &Add; in tryToCombine()
264 MachineInstr *
265 ARCOptAddrMode::canJoinInstructions(MachineInstr *Ldst, MachineInstr *Add, in canJoinInstructions()
269 MachineInstr *First = Add; in canJoinInstructions()
389 bool ARCOptAddrMode::canHoistLoadStoreTo(MachineInstr *Ldst, MachineInstr *To) { in canHoistLoadStoreTo()
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZInstrInfo.h190 void expandLoadStackGuard(MachineInstr *MI) const;
212 MachineInstr *commuteInstructionImpl(MachineInstr &MI, bool NewMI,
220 unsigned isLoadFromStackSlot(const MachineInstr &MI,
222 unsigned isStoreToStackSlot(const MachineInstr &MI,
245 bool FoldImmediate(MachineInstr &UseMI, MachineInstr &DefMI, Register Reg,
258 bool PredicateInstruction(MachineInstr &MI,
274 MachineInstr &MI,
276 MachineInstr *
282 MachineInstr *foldMemoryOperandImpl(
348 bool verifyInstruction(const MachineInstr &MI,
[all …]
H A DSystemZElimCompare.cpp85 bool convertToBRCT(MachineInstr &MI, MachineInstr &Compare,
87 bool convertToLoadAndTrap(MachineInstr &MI, MachineInstr &Compare,
89 bool convertToLoadAndTest(MachineInstr &MI, MachineInstr &Compare,
91 bool convertToLogical(MachineInstr &MI, MachineInstr &Compare,
93 bool adjustCCMasksForInstr(MachineInstr &MI, MachineInstr &Compare,
191 MachineInstr &MI, MachineInstr &Compare, in convertToBRCT()
245 MachineInstr &MI, MachineInstr &Compare, in convertToLoadAndTrap()
285 MachineInstr &MI, MachineInstr &Compare, in convertToLoadAndTest()
313 MachineInstr &MI, MachineInstr &Compare, in convertToLogical()
361 MachineInstr &MI, MachineInstr &Compare, in adjustCCMasksForInstr()
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMBaseInstrInfo.h61 const MachineInstr &MI, unsigned DefIdx,
101 MachineInstr *commuteInstructionImpl(MachineInstr &MI, bool NewMI,
172 bool PredicateInstruction(MachineInstr &MI,
228 const MachineInstr &Orig,
231 MachineInstr &
239 bool produceSameValue(const MachineInstr &MI0, const MachineInstr &MI1,
303 bool analyzeSelect(const MachineInstr &MI,
307 MachineInstr *optimizeSelect(MachineInstr &MI,
313 bool FoldImmediate(MachineInstr &UseMI, MachineInstr &DefMI, Register Reg,
470 bool verifyInstruction(const MachineInstr &MI,
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/
H A DImplicitNullChecks.cpp83 static bool canHandle(const MachineInstr *MI);
88 bool canReorder(const MachineInstr *A, const MachineInstr *B);
123 MachineInstr *MemOperation;
126 MachineInstr *CheckOperation;
139 MachineInstr *OnlyDependency;
142 explicit NullCheck(MachineInstr *memOperation, MachineInstr *checkOperation, in NullCheck()
171 MachineInstr *insertFaultingInstr(MachineInstr *MI, MachineBasicBlock *MBB,
212 bool canHoistInst(MachineInstr *FaultingMI,
407 MachineInstr *ModifyingMI = nullptr; in isSuitableMemoryOp()
410 const MachineInstr *CurrMI = &*It; in isSuitableMemoryOp()
[all …]

12345678910>>...29