| /freebsd-13.1/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAndOrXor.cpp | 521 unsigned LHSMask, unsigned RHSMask, InstCombiner::BuilderTy &Builder) { in foldLogOpOfMaskedICmpsAsymmetric() argument
530 LHSMask = conjugateICmpMask(LHSMask); in foldLogOpOfMaskedICmpsAsymmetric()
533 if ((LHSMask & Mask_NotAllZeros) && (RHSMask & BMask_Mixed)) { in foldLogOpOfMaskedICmpsAsymmetric()
539 } else if ((LHSMask & BMask_Mixed) && (RHSMask & Mask_NotAllZeros)) { in foldLogOpOfMaskedICmpsAsymmetric()
561 unsigned LHSMask = MaskPair->first; in foldLogOpOfMaskedICmps() local
563 unsigned Mask = LHSMask & RHSMask; in foldLogOpOfMaskedICmps()
568 LHS, RHS, IsAnd, A, B, C, D, E, PredL, PredR, LHSMask, RHSMask, in foldLogOpOfMaskedICmps()
|
| H A D | InstCombineVectorOps.cpp | 2651 ArrayRef<int> LHSMask; in visitShuffleVectorInst() local
2654 LHSMask = LHSShuffle->getShuffleMask(); in visitShuffleVectorInst()
2675 eltMask = LHSMask[Mask[i]]; in visitShuffleVectorInst()
2725 if (isSplat || newMask == LHSMask || newMask == RHSMask || newMask == Mask) { in visitShuffleVectorInst()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 9195 uint32_t LHSMask = getPermuteMask(DAG, LHS); in performAndCombine() local
9197 if (LHSMask != ~0u && RHSMask != ~0u) { in performAndCombine()
9200 if (LHSMask > RHSMask) { in performAndCombine()
9201 std::swap(LHSMask, RHSMask); in performAndCombine()
9220 uint32_t Mask = LHSMask & RHSMask; in performAndCombine()
9294 if (LHSMask != ~0u && RHSMask != ~0u) { in performOrCombine()
9297 if (LHSMask > RHSMask) { in performOrCombine()
9298 std::swap(LHSMask, RHSMask); in performOrCombine()
9313 LHSMask &= ~RHSUsedLanes; in performOrCombine()
9316 LHSMask |= LHSUsedLanes & 0x04040404; in performOrCombine()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 5926 APInt LHSMask = APInt::getLowBitsSet(LHS.getValueSizeInBits(), 32); in PerformDAGCombine() local
5928 if (SimplifyDemandedBits(N->getOperand(0), LHSMask, DCI) || in PerformDAGCombine()
6000 APInt LHSMask = APInt::getLowBitsSet(LHS.getValueSizeInBits(), 32); in PerformDAGCombine() local
6002 if (SimplifyDemandedBits(LHS, LHSMask, DCI) || in PerformDAGCombine()
6031 APInt LHSMask = APInt::getLowBitsSet(LHS.getValueSizeInBits(), 32); in PerformDAGCombine() local
6033 if (SimplifyDemandedBits(LHS, LHSMask, DCI) || in PerformDAGCombine()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 6331 const APInt &LHSMask = N0O1C->getAPIntValue(); in visitORLike() local
6334 if (DAG.MaskedValueIsZero(N0.getOperand(0), RHSMask&~LHSMask) && in visitORLike()
6335 DAG.MaskedValueIsZero(N1.getOperand(0), LHSMask&~RHSMask)) { in visitORLike()
6339 DAG.getConstant(LHSMask | RHSMask, DL, VT)); in visitORLike()
6952 SDValue LHSMask; // AND value if any. in MatchRotate() local
6953 matchRotateHalf(DAG, LHS, LHSShift, LHSMask); in MatchRotate()
6979 extractShiftForRotate(DAG, RHSShift, LHS, LHSMask, DL)) in MatchRotate()
6999 std::swap(LHSMask, RHSMask); in MatchRotate()
7027 if (LHSMask.getNode() || RHSMask.getNode()) { in MatchRotate()
7031 if (LHSMask.getNode()) { in MatchRotate()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 15886 int LHSMask[4] = {-1, -1, -1, -1}; in lowerShuffleAsLanePermuteAndSHUFP() local
15897 auto &LaneMask = (i & 1) ? RHSMask : LHSMask; in lowerShuffleAsLanePermuteAndSHUFP()
15902 SDValue LHS = DAG.getVectorShuffle(VT, DL, V1, V2, LHSMask); in lowerShuffleAsLanePermuteAndSHUFP()
41795 SmallVector<int, 64> LHSMask, RHSMask, CondMask; in combineSelect() local
41797 getTargetShuffleMask(LHS.getNode(), SimpleVT, true, LHSOps, LHSMask) && in combineSelect()
41804 LHSMask[i] = 0x80; in combineSelect()
41807 getConstVector(LHSMask, SimpleVT, DAG, DL, true)); in combineSelect()
|